new version
[Chiptunes.git] / fakeasm.h
CommitLineData
da32ed67
TG
1#define c3(x) (0xff & (x>>24))
2#define c2(x) (0xff & (x>>16))
3#define c1(x) (0xff & (x>> 8))
4#define c0(x) (0xff & (x ))
546b5bab
TG
5#define LSL(x) carry = x>>7; x <<= 1;
6#define LSR(x) carry = x&1; x >>= 1;
da32ed67 7#define SWAP(x) x = ((x & 0x0F) << 4 | (x & 0xF0) >> 4);
da675ce7 8#define AND(x,y) x &= y;
cb4533d4 9#define ANDI(x,n) x &= n;
da675ce7 10#define OR(x,y) x |= y;
cb4533d4 11#define ORI(x,n) x |= n;
da675ce7 12#define EOR(x,y) x ^= y;
546b5bab 13#define ADD(x,y) carry = (x+y)>>8; x += y;
f84bcb7f
TG
14#define ADC(x,y,c)x += y; x+=c; //TODO: carry
15#define SUB(x,y) x -= y; //TODO: carry
16#define SUBI(x,n) x -= (u8)n; //TODO: carry
17#define INC(x) x++; //WARN: does not set carry
da32ed67
TG
18#define MOV(x,y) x = y;
19#define LDI(x,n) x = n;
20#define SBRC(x,b) if (x & b) //skip if cleared => do if set
21#define CLR(x) x = 0;
22#define RET return;
23#define RCALL //pseudo
24int zero = 0; //status register zero bit
25#define TST(x) if(x==0)zero=1;else zero=0; //WARN: not a complete TST mockup
26#define BREQ(l) if(zero) goto l;
e4f7baf0 27int carry = 0; //status register carry bit //WARN: not respected by all mocked instructions
df192822
TG
28int asmtmp = 0;
29#define ROL(x) asmtmp = x>>7; x <<= 1; x |= carry; carry = asmtmp;
30#define ROR(x) asmtmp = x&0x1; x >>= 1; x |= carry<<7; carry = asmtmp;
e4f7baf0 31#define NEG(x) x *= -1;
Imprint / Impressum