new version
[Chiptunes.git] / foo.c
CommitLineData
61fab018 1#include <stdio.h>
da32ed67 2#include "fakeasm.h"
61fab018 3typedef unsigned char u8;
da32ed67 4
24abdcbb
TG
5u8 data[] = {
6 0x84, 0x9d, 0xb0, 0x69, 0x9d, 0x84, 0x69, 0x58,
7 0x75, 0x8c, 0xb0, 0x69, 0x8c, 0x75, 0x69, 0x58
8};
06aad1ff
TG
9u8 i0;
10u8 i1;
11u8 i2;
12u8 i3;
3b86ca43
TG
13u8 x;
14u8 t;
15u8 o;
965274e2 16void g(void) {
46a8d83c 17 // g(i, x, t, o) -> t
63363195 18 u8 tmp;
0f219114 19 ANDI (t, 0x07)
32632e61 20 MOV (tmp, i2)
63363195 21 ANDI (tmp, 3)
09cf3949
TG
22 TST (tmp)
23 BREQ (skip)
24 SUBI (t, -8)
25 skip:
c616f0c2 26 t = data[t];
965274e2 27 t = ((i3<<24|i2<<16|i1<<8|i0)*t) >> o;
c616f0c2
TG
28 AND (t, x)
29 ANDI (t, 3)
46a8d83c 30 RET
61fab018
TG
31};
32
33int main(void) {
a1631438
TG
34 u8 n;
35 u8 s;
ab6fe4c2 36 u8 acc;
89f35588 37 //TODO: clear all vars/registers
5dd8b8ff 38 for (;;) {
7874ed03
TG
39 MOV (n, i2)
40 LSL (n)
41 LSL (n)
bc7680e3
TG
42 #define tmp acc
43 MOV (tmp, i1)
5d4207f9
TG
44 SWAP (tmp)
45 ANDI (tmp, 0x0f)
46 tmp >>= 2;
128ff01a 47 OR (n, tmp)
bc7680e3 48 #undef tmp
b67a2de3 49 s = (i3<<7 | i2>>1);
3b86ca43
TG
50
51 //voice 1:
52 LDI (x, 1)
53 MOV (t, n)
54 LDI (o, 12)
965274e2 55 RCALL g();
46a8d83c 56 MOV (acc, t)
3b86ca43
TG
57
58 //voice 2:
59 MOV (x, s)
1b023e92 60 #define tmp o
94c4920f
TG
61 MOV (tmp, i2)
62 LSL (tmp)
63 LSL (tmp)
64 LSL (tmp)
65 MOV (t, i1)
4b0b7dc5
TG
66 SWAP (t)
67 ANDI (t, 0xf)
68 LSR (t)
94c4920f 69 OR (t, tmp)
1b023e92 70 #undef tmp
23872091 71 EOR (t, n)
3b86ca43 72 LDI (o, 10)
965274e2 73 RCALL g();
46a8d83c 74 ADD (acc, t)
3b86ca43
TG
75
76 //voice 3:
77 x = s / 3;
d9218a18 78 t = n + ((i3<<13 | i2<<5 | i1>>3) % 3);
3b86ca43 79 LDI (o, 10)
965274e2 80 RCALL g();
46a8d83c 81 ADD (acc, t)
3b86ca43
TG
82
83 //voice 4:
84 x = s / 5;
704b11ab 85 t = 8 + n - ((i3<<14 | i2<<6 | i1>>2) % 3);
3b86ca43 86 LDI (o, 9)
965274e2 87 RCALL g();
46a8d83c 88 ADD (acc, t)
bfce2f8c 89
ab6fe4c2 90 putchar(acc<<4);
89f35588
TG
91 #define tmp acc
92 LDI (tmp, 0)
93 SUBI (i0, -1)
94 ADC (i1, tmp, !i0)
95 ADC (i2, tmp, !i0&&!i1)
96 ADC (i3, tmp, !i0&&!i1&&!i2)
dd7bbc4a 97 #undef tmp
fe9a76e4 98 }
61fab018 99}
Imprint / Impressum