]> git.gir.st - Chiptunes.git/blob - pcb/chiptunes-flex/chiptunes-flex-cache.lib
pcb: add low pass filter
[Chiptunes.git] / pcb / chiptunes-flex / chiptunes-flex-cache.lib
1 EESchema-LIBRARY Version 2.4
2 #encoding utf-8
3 #
4 # Connector_TestPoint_Small
5 #
6 DEF Connector_TestPoint_Small TP 0 30 N N 1 F N
7 F0 "TP" 0 150 50 H V C CNN
8 F1 "Connector_TestPoint_Small" 0 80 50 H V C CNN
9 F2 "" 200 0 50 H I C CNN
10 F3 "" 200 0 50 H I C CNN
11 $FPLIST
12 Pin*
13 Test*
14 $ENDFPLIST
15 DRAW
16 C 0 0 20 0 1 0 N
17 X 1 1 0 0 0 U 50 50 1 1 P
18 ENDDRAW
19 ENDDEF
20 #
21 # Device_Battery_Cell
22 #
23 DEF Device_Battery_Cell BT 0 0 N N 1 F N
24 F0 "BT" 100 100 50 H V L CNN
25 F1 "Device_Battery_Cell" 100 0 50 H V L CNN
26 F2 "" 0 60 50 V I C CNN
27 F3 "" 0 60 50 V I C CNN
28 DRAW
29 S -90 70 90 60 0 1 0 F
30 S -62 47 58 27 0 1 0 F
31 P 2 0 1 0 0 30 0 0 N
32 P 2 0 1 0 0 70 0 100 N
33 P 2 0 1 10 20 135 60 135 N
34 P 2 0 1 10 40 155 40 115 N
35 X + 1 0 200 100 D 50 50 1 1 P
36 X - 2 0 -100 100 U 50 50 1 1 P
37 ENDDRAW
38 ENDDEF
39 #
40 # Device_C
41 #
42 DEF Device_C C 0 10 N Y 1 F N
43 F0 "C" 25 100 50 H V L CNN
44 F1 "Device_C" 25 -100 50 H V L CNN
45 F2 "" 38 -150 50 H I C CNN
46 F3 "" 0 0 50 H I C CNN
47 $FPLIST
48 C_*
49 $ENDFPLIST
50 DRAW
51 P 2 0 1 20 -80 -30 80 -30 N
52 P 2 0 1 20 -80 30 80 30 N
53 X ~ 1 0 150 110 D 50 50 1 1 P
54 X ~ 2 0 -150 110 U 50 50 1 1 P
55 ENDDRAW
56 ENDDEF
57 #
58 # Device_R
59 #
60 DEF Device_R R 0 0 N Y 1 F N
61 F0 "R" 80 0 50 V V C CNN
62 F1 "Device_R" 0 0 50 V V C CNN
63 F2 "" -70 0 50 V I C CNN
64 F3 "" 0 0 50 H I C CNN
65 $FPLIST
66 R_*
67 $ENDFPLIST
68 DRAW
69 S -40 -100 40 100 0 1 10 N
70 X ~ 1 0 150 50 D 50 50 1 1 P
71 X ~ 2 0 -150 50 U 50 50 1 1 P
72 ENDDRAW
73 ENDDEF
74 #
75 # Device_Speaker
76 #
77 DEF Device_Speaker LS 0 0 Y N 1 F N
78 F0 "LS" 50 225 50 H V R CNN
79 F1 "Device_Speaker" 50 150 50 H V R CNN
80 F2 "" 0 -200 50 H I C CNN
81 F3 "" -10 -50 50 H I C CNN
82 DRAW
83 S -100 50 40 -150 0 0 10 N
84 P 4 0 0 10 40 50 140 150 140 -250 40 -150 N
85 X 1 1 -200 0 100 R 50 50 1 1 I
86 X 2 2 -200 -100 100 R 50 50 1 1 I
87 ENDDRAW
88 ENDDEF
89 #
90 # MCU_Microchip_ATtiny_ATtiny4-TS
91 #
92 DEF MCU_Microchip_ATtiny_ATtiny4-TS U 0 20 Y Y 1 F N
93 F0 "U" -500 550 50 H V L BNN
94 F1 "MCU_Microchip_ATtiny_ATtiny4-TS" 100 -550 50 H V L TNN
95 F2 "Package_TO_SOT_SMD:SOT-23-6" 0 0 50 H I C CIN
96 F3 "" 0 0 50 H I C CNN
97 ALIAS ATtiny5-TS ATtiny9-TS ATtiny10-TS
98 $FPLIST
99 SOT?23?6*
100 $ENDFPLIST
101 DRAW
102 S -500 -500 500 500 0 1 10 f
103 X PB0 1 600 300 100 L 50 50 1 1 B
104 X GND 2 0 -600 100 U 50 50 1 1 W
105 X PB1 3 600 200 100 L 50 50 1 1 B
106 X PB2 4 600 100 100 L 50 50 1 1 B
107 X VCC 5 0 600 100 D 50 50 1 1 W
108 X ~RESET~/PB3 6 600 0 100 L 50 50 1 1 B
109 ENDDRAW
110 ENDDEF
111 #
112 # power_+3V0
113 #
114 DEF power_+3V0 #PWR 0 0 Y Y 1 F P
115 F0 "#PWR" 0 -150 50 H I C CNN
116 F1 "power_+3V0" 0 140 50 H V C CNN
117 F2 "" 0 0 50 H I C CNN
118 F3 "" 0 0 50 H I C CNN
119 DRAW
120 P 2 0 1 0 -30 50 0 100 N
121 P 2 0 1 0 0 0 0 100 N
122 P 2 0 1 0 0 100 30 50 N
123 X +3V0 1 0 0 0 U 50 50 1 1 W N
124 ENDDRAW
125 ENDDEF
126 #
127 # power_GND
128 #
129 DEF power_GND #PWR 0 0 Y Y 1 F P
130 F0 "#PWR" 0 -250 50 H I C CNN
131 F1 "power_GND" 0 -150 50 H V C CNN
132 F2 "" 0 0 50 H I C CNN
133 F3 "" 0 0 50 H I C CNN
134 DRAW
135 P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
136 X GND 1 0 0 0 D 50 50 1 1 W N
137 ENDDRAW
138 ENDDEF
139 #
140 #End Library
Imprint / Impressum