]> git.gir.st - tmk_keyboard.git/blob - converter/pc98_usb/config.h
Update config.h
[tmk_keyboard.git] / converter / pc98_usb / config.h
1 /*
2 Copyright 2012 Jun Wako <wakojun@gmail.com>
3
4 This program is free software: you can redistribute it and/or modify
5 it under the terms of the GNU General Public License as published by
6 the Free Software Foundation, either version 2 of the License, or
7 (at your option) any later version.
8
9 This program is distributed in the hope that it will be useful,
10 but WITHOUT ANY WARRANTY; without even the implied warranty of
11 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 GNU General Public License for more details.
13
14 You should have received a copy of the GNU General Public License
15 along with this program. If not, see <http://www.gnu.org/licenses/>.
16 */
17
18 #ifndef CONFIG_H
19 #define CONFIG_H
20
21 #define VENDOR_ID 0xFEED
22 #define PRODUCT_ID 0x9898
23 #define DEVICE_VER 0x0100
24 #define MANUFACTURER t.m.k.
25 #define PRODUCT PC98 keyboard converter
26 #define DESCRIPTION converts PC98 keyboard protocol into USB
27
28
29 /* matrix size */
30 #define MATRIX_ROWS 16
31 #define MATRIX_COLS 8
32
33 /* key combination for command */
34 #define IS_COMMAND() ( \
35 host_get_first_key() == KC_CANCEL \
36 )
37
38
39 /* PC98 Reset Port shared with TXD */
40 #define PC98_RST_DDR DDRD
41 #define PC98_RST_PORT PORTD
42 #define PC98_RST_BIT 3
43 /* PC98 Ready Port */
44 #define PC98_RDY_DDR DDRD
45 #define PC98_RDY_PORT PORTD
46 #define PC98_RDY_BIT 4
47 /* PC98 Retry Port */
48 #define PC98_RTY_DDR DDRD
49 #define PC98_RTY_PORT PORTD
50 #define PC98_RTY_BIT 5
51
52 /*
53 * PC98 Serial(USART) configuration
54 * asynchronous, positive logic, 19200baud, bit order: LSB first
55 * 1-start bit, 8-data bit, odd parity, 1-stop bit
56 */
57 /*
58 * Software Serial
59 */
60 #define SERIAL_SOFT_BAUD 19200
61 #define SERIAL_SOFT_PARITY_ODD
62 #define SERIAL_SOFT_BIT_ORDER_LSB
63 #define SERIAL_SOFT_LOGIC_POSITIVE
64 /* RXD Port */
65 #define SERIAL_SOFT_RXD_DDR DDRD
66 #define SERIAL_SOFT_RXD_PORT PORTD
67 #define SERIAL_SOFT_RXD_PIN PIND
68 #define SERIAL_SOFT_RXD_BIT 2
69 #define SERIAL_SOFT_RXD_READ() (SERIAL_SOFT_RXD_PIN&(1<<SERIAL_SOFT_RXD_BIT))
70 /* RXD Interupt */
71 #define SERIAL_SOFT_RXD_VECT INT2_vect
72 #define SERIAL_SOFT_RXD_INIT() do { \
73 /* pin configuration: input with pull-up */ \
74 SERIAL_SOFT_RXD_DDR &= ~(1<<SERIAL_SOFT_RXD_BIT); \
75 SERIAL_SOFT_RXD_PORT |= (1<<SERIAL_SOFT_RXD_BIT); \
76 /* enable interrupt: INT2(falling edge) */ \
77 EICRA |= ((1<<ISC21)|(0<<ISC20)); \
78 EIMSK |= (1<<INT2); \
79 sei(); \
80 } while (0)
81 #define SERIAL_SOFT_RXD_INT_ENTER()
82 #define SERIAL_SOFT_RXD_INT_EXIT() do { \
83 /* clear interrupt flag */ \
84 EIFR = (1<<INTF2); \
85 } while (0)
86 /* TXD Port */
87 #define SERIAL_SOFT_TXD_DDR DDRD
88 #define SERIAL_SOFT_TXD_PORT PORTD
89 #define SERIAL_SOFT_TXD_PIN PIND
90 #define SERIAL_SOFT_TXD_BIT 3
91 #define SERIAL_SOFT_TXD_HI() do { SERIAL_SOFT_TXD_PORT |= (1<<SERIAL_SOFT_TXD_BIT); } while (0)
92 #define SERIAL_SOFT_TXD_LO() do { SERIAL_SOFT_TXD_PORT &= ~(1<<SERIAL_SOFT_TXD_BIT); } while (0)
93 #define SERIAL_SOFT_TXD_INIT() do { \
94 /* pin configuration: output */ \
95 SERIAL_SOFT_TXD_DDR |= (1<<SERIAL_SOFT_TXD_BIT); \
96 /* idle */ \
97 SERIAL_SOFT_TXD_ON(); \
98 } while (0)
99
100
101 /*
102 * Hardware Serial(UART)
103 */
104 #ifdef __AVR_ATmega32U4__
105 #define SERIAL_UART_BAUD 19200
106 #define SERIAL_UART_DATA UDR1
107 #define SERIAL_UART_UBRR ((F_CPU/(16UL*SERIAL_UART_BAUD))-1)
108 #define SERIAL_UART_RXD_VECT USART1_RX_vect
109 #define SERIAL_UART_TXD_READY (UCSR1A&(1<<UDRE1))
110 #define SERIAL_UART_INIT() do { \
111 UBRR1L = (uint8_t) SERIAL_UART_UBRR; /* baud rate */ \
112 UBRR1H = (uint8_t) (SERIAL_UART_UBRR>>8); /* baud rate */ \
113 UCSR1B |= (1<<RXCIE1) | (1<<RXEN1); /* RX interrupt, RX: enable */ \
114 UCSR1B |= (0<<TXCIE1) | (1<<TXEN1); /* TX interrupt, TX: enable */ \
115 UCSR1C |= (1<<UPM11) | (1<<UPM10); /* parity: none(00), even(01), odd(11) */ \
116 sei(); \
117 } while(0)
118 #else
119 #error "USART configuration is needed."
120 #endif
121
122
123 #endif
Imprint / Impressum