]> git.gir.st - tmk_keyboard.git/blob - tool/mbed/mbed-sdk/libraries/mbed/targets/cmsis/TARGET_RENESAS/TARGET_RZ_A1H/inc/iodefines/mmc_iodefine.h
Squashed 'tmk_core/' changes from 7967731..b9e0ea0
[tmk_keyboard.git] / tool / mbed / mbed-sdk / libraries / mbed / targets / cmsis / TARGET_RENESAS / TARGET_RZ_A1H / inc / iodefines / mmc_iodefine.h
1 /*******************************************************************************
2 * DISCLAIMER
3 * This software is supplied by Renesas Electronics Corporation and is only
4 * intended for use with Renesas products. No other uses are authorized. This
5 * software is owned by Renesas Electronics Corporation and is protected under
6 * all applicable laws, including copyright laws.
7 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
8 * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
9 * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
10 * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
11 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
12 * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
13 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
14 * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
15 * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
16 * Renesas reserves the right, without notice, to make changes to this software
17 * and to discontinue the availability of this software. By using this software,
18 * you agree to the additional terms and conditions found by accessing the
19 * following link:
20 * http://www.renesas.com/disclaimer*
21 * Copyright (C) 2013-2014 Renesas Electronics Corporation. All rights reserved.
22 *******************************************************************************/
23 /*******************************************************************************
24 * File Name : mmc_iodefine.h
25 * $Rev: $
26 * $Date:: $
27 * Description : Definition of I/O Register (V1.00a)
28 ******************************************************************************/
29 #ifndef MMC_IODEFINE_H
30 #define MMC_IODEFINE_H
31 /* ->SEC M1.10.1 : Not magic number */
32
33 struct st_mmc
34 { /* MMC */
35 volatile uint16_t CE_CMD_SETH; /* CE_CMD_SETH */
36 volatile uint16_t CE_CMD_SETL; /* CE_CMD_SETL */
37 volatile uint8_t dummy182[4]; /* */
38 volatile uint32_t CE_ARG; /* CE_ARG */
39 volatile uint32_t CE_ARG_CMD12; /* CE_ARG_CMD12 */
40 volatile uint32_t CE_CMD_CTRL; /* CE_CMD_CTRL */
41 volatile uint32_t CE_BLOCK_SET; /* CE_BLOCK_SET */
42 volatile uint32_t CE_CLK_CTRL; /* CE_CLK_CTRL */
43 volatile uint32_t CE_BUF_ACC; /* CE_BUF_ACC */
44 #define MMC_CE_RESPn_COUNT 4
45 volatile uint32_t CE_RESP3; /* CE_RESP3 */
46 volatile uint32_t CE_RESP2; /* CE_RESP2 */
47 volatile uint32_t CE_RESP1; /* CE_RESP1 */
48 volatile uint32_t CE_RESP0; /* CE_RESP0 */
49 volatile uint32_t CE_RESP_CMD12; /* CE_RESP_CMD12 */
50 volatile uint32_t CE_DATA; /* CE_DATA */
51 volatile uint8_t dummy183[8]; /* */
52 volatile uint32_t CE_INT; /* CE_INT */
53 volatile uint32_t CE_INT_EN; /* CE_INT_EN */
54 volatile uint32_t CE_HOST_STS1; /* CE_HOST_STS1 */
55 volatile uint32_t CE_HOST_STS2; /* CE_HOST_STS2 */
56 volatile uint8_t dummy184[12]; /* */
57 volatile uint32_t CE_DMA_MODE; /* CE_DMA_MODE */
58 volatile uint8_t dummy185[16]; /* */
59 volatile uint32_t CE_DETECT; /* CE_DETECT */
60 volatile uint32_t CE_ADD_MODE; /* CE_ADD_MODE */
61 volatile uint8_t dummy186[4]; /* */
62 volatile uint32_t CE_VERSION; /* CE_VERSION */
63 };
64
65
66 #define MMC (*(struct st_mmc *)0xE804C800uL) /* MMC */
67
68
69 #define MMCCE_CMD_SETH MMC.CE_CMD_SETH
70 #define MMCCE_CMD_SETL MMC.CE_CMD_SETL
71 #define MMCCE_ARG MMC.CE_ARG
72 #define MMCCE_ARG_CMD12 MMC.CE_ARG_CMD12
73 #define MMCCE_CMD_CTRL MMC.CE_CMD_CTRL
74 #define MMCCE_BLOCK_SET MMC.CE_BLOCK_SET
75 #define MMCCE_CLK_CTRL MMC.CE_CLK_CTRL
76 #define MMCCE_BUF_ACC MMC.CE_BUF_ACC
77 #define MMCCE_RESP3 MMC.CE_RESP3
78 #define MMCCE_RESP2 MMC.CE_RESP2
79 #define MMCCE_RESP1 MMC.CE_RESP1
80 #define MMCCE_RESP0 MMC.CE_RESP0
81 #define MMCCE_RESP_CMD12 MMC.CE_RESP_CMD12
82 #define MMCCE_DATA MMC.CE_DATA
83 #define MMCCE_INT MMC.CE_INT
84 #define MMCCE_INT_EN MMC.CE_INT_EN
85 #define MMCCE_HOST_STS1 MMC.CE_HOST_STS1
86 #define MMCCE_HOST_STS2 MMC.CE_HOST_STS2
87 #define MMCCE_DMA_MODE MMC.CE_DMA_MODE
88 #define MMCCE_DETECT MMC.CE_DETECT
89 #define MMCCE_ADD_MODE MMC.CE_ADD_MODE
90 #define MMCCE_VERSION MMC.CE_VERSION
91 /* <-SEC M1.10.1 */
92 #endif
Imprint / Impressum