]> git.gir.st - tmk_keyboard.git/blob - tool/mbed/mbed-sdk/libraries/mbed/targets/cmsis/TARGET_RENESAS/TARGET_RZ_A1H/inc/iodefines/ssif_iodefine.h
Squashed 'tmk_core/' changes from 7967731..b9e0ea0
[tmk_keyboard.git] / tool / mbed / mbed-sdk / libraries / mbed / targets / cmsis / TARGET_RENESAS / TARGET_RZ_A1H / inc / iodefines / ssif_iodefine.h
1 /*******************************************************************************
2 * DISCLAIMER
3 * This software is supplied by Renesas Electronics Corporation and is only
4 * intended for use with Renesas products. No other uses are authorized. This
5 * software is owned by Renesas Electronics Corporation and is protected under
6 * all applicable laws, including copyright laws.
7 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
8 * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
9 * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
10 * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
11 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
12 * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
13 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
14 * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
15 * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
16 * Renesas reserves the right, without notice, to make changes to this software
17 * and to discontinue the availability of this software. By using this software,
18 * you agree to the additional terms and conditions found by accessing the
19 * following link:
20 * http://www.renesas.com/disclaimer*
21 * Copyright (C) 2013-2014 Renesas Electronics Corporation. All rights reserved.
22 *******************************************************************************/
23 /*******************************************************************************
24 * File Name : ssif_iodefine.h
25 * $Rev: $
26 * $Date:: $
27 * Description : Definition of I/O Register (V1.00a)
28 ******************************************************************************/
29 #ifndef SSIF_IODEFINE_H
30 #define SSIF_IODEFINE_H
31 /* ->SEC M1.10.1 : Not magic number */
32
33 struct st_ssif
34 { /* SSIF */
35 volatile uint32_t SSICR; /* SSICR */
36 volatile uint32_t SSISR; /* SSISR */
37 volatile uint8_t dummy1[8]; /* */
38 volatile uint32_t SSIFCR; /* SSIFCR */
39 volatile uint32_t SSIFSR; /* SSIFSR */
40 volatile uint32_t SSIFTDR; /* SSIFTDR */
41 volatile uint32_t SSIFRDR; /* SSIFRDR */
42 volatile uint32_t SSITDMR; /* SSITDMR */
43 volatile uint32_t SSIFCCR; /* SSIFCCR */
44 volatile uint32_t SSIFCMR; /* SSIFCMR */
45 volatile uint32_t SSIFCSR; /* SSIFCSR */
46 };
47
48
49 #define SSIF0 (*(struct st_ssif *)0xE820B000uL) /* SSIF0 */
50 #define SSIF1 (*(struct st_ssif *)0xE820B800uL) /* SSIF1 */
51 #define SSIF2 (*(struct st_ssif *)0xE820C000uL) /* SSIF2 */
52 #define SSIF3 (*(struct st_ssif *)0xE820C800uL) /* SSIF3 */
53 #define SSIF4 (*(struct st_ssif *)0xE820D000uL) /* SSIF4 */
54 #define SSIF5 (*(struct st_ssif *)0xE820D800uL) /* SSIF5 */
55
56
57 /* Start of channnel array defines of SSIF */
58
59 /* Channnel array defines of SSIF */
60 /*(Sample) value = SSIF[ channel ]->SSICR; */
61 #define SSIF_COUNT 6
62 #define SSIF_ADDRESS_LIST \
63 { /* ->MISRA 11.3 */ /* ->SEC R2.7.1 */ \
64 &SSIF0, &SSIF1, &SSIF2, &SSIF3, &SSIF4, &SSIF5 \
65 } /* <-MISRA 11.3 */ /* <-SEC R2.7.1 */ /* { } is for MISRA 19.4 */
66
67 /* End of channnel array defines of SSIF */
68
69
70 #define SSICR_0 SSIF0.SSICR
71 #define SSISR_0 SSIF0.SSISR
72 #define SSIFCR_0 SSIF0.SSIFCR
73 #define SSIFSR_0 SSIF0.SSIFSR
74 #define SSIFTDR_0 SSIF0.SSIFTDR
75 #define SSIFRDR_0 SSIF0.SSIFRDR
76 #define SSITDMR_0 SSIF0.SSITDMR
77 #define SSIFCCR_0 SSIF0.SSIFCCR
78 #define SSIFCMR_0 SSIF0.SSIFCMR
79 #define SSIFCSR_0 SSIF0.SSIFCSR
80 #define SSICR_1 SSIF1.SSICR
81 #define SSISR_1 SSIF1.SSISR
82 #define SSIFCR_1 SSIF1.SSIFCR
83 #define SSIFSR_1 SSIF1.SSIFSR
84 #define SSIFTDR_1 SSIF1.SSIFTDR
85 #define SSIFRDR_1 SSIF1.SSIFRDR
86 #define SSITDMR_1 SSIF1.SSITDMR
87 #define SSIFCCR_1 SSIF1.SSIFCCR
88 #define SSIFCMR_1 SSIF1.SSIFCMR
89 #define SSIFCSR_1 SSIF1.SSIFCSR
90 #define SSICR_2 SSIF2.SSICR
91 #define SSISR_2 SSIF2.SSISR
92 #define SSIFCR_2 SSIF2.SSIFCR
93 #define SSIFSR_2 SSIF2.SSIFSR
94 #define SSIFTDR_2 SSIF2.SSIFTDR
95 #define SSIFRDR_2 SSIF2.SSIFRDR
96 #define SSITDMR_2 SSIF2.SSITDMR
97 #define SSIFCCR_2 SSIF2.SSIFCCR
98 #define SSIFCMR_2 SSIF2.SSIFCMR
99 #define SSIFCSR_2 SSIF2.SSIFCSR
100 #define SSICR_3 SSIF3.SSICR
101 #define SSISR_3 SSIF3.SSISR
102 #define SSIFCR_3 SSIF3.SSIFCR
103 #define SSIFSR_3 SSIF3.SSIFSR
104 #define SSIFTDR_3 SSIF3.SSIFTDR
105 #define SSIFRDR_3 SSIF3.SSIFRDR
106 #define SSITDMR_3 SSIF3.SSITDMR
107 #define SSIFCCR_3 SSIF3.SSIFCCR
108 #define SSIFCMR_3 SSIF3.SSIFCMR
109 #define SSIFCSR_3 SSIF3.SSIFCSR
110 #define SSICR_4 SSIF4.SSICR
111 #define SSISR_4 SSIF4.SSISR
112 #define SSIFCR_4 SSIF4.SSIFCR
113 #define SSIFSR_4 SSIF4.SSIFSR
114 #define SSIFTDR_4 SSIF4.SSIFTDR
115 #define SSIFRDR_4 SSIF4.SSIFRDR
116 #define SSITDMR_4 SSIF4.SSITDMR
117 #define SSIFCCR_4 SSIF4.SSIFCCR
118 #define SSIFCMR_4 SSIF4.SSIFCMR
119 #define SSIFCSR_4 SSIF4.SSIFCSR
120 #define SSICR_5 SSIF5.SSICR
121 #define SSISR_5 SSIF5.SSISR
122 #define SSIFCR_5 SSIF5.SSIFCR
123 #define SSIFSR_5 SSIF5.SSIFSR
124 #define SSIFTDR_5 SSIF5.SSIFTDR
125 #define SSIFRDR_5 SSIF5.SSIFRDR
126 #define SSITDMR_5 SSIF5.SSITDMR
127 #define SSIFCCR_5 SSIF5.SSIFCCR
128 #define SSIFCMR_5 SSIF5.SSIFCMR
129 #define SSIFCSR_5 SSIF5.SSIFCSR
130 /* <-SEC M1.10.1 */
131 #endif
Imprint / Impressum