]> git.gir.st - tmk_keyboard.git/blob - tool/mbed/mbed-sdk/libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_DISCO_F401VC/stm32f401xe.h
git://git.gir.st / tmk_keyboard.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Squashed 'tmk_core/' changes from 7967731..b9e0ea0
[tmk_keyboard.git] / tool / mbed / mbed-sdk / libraries / mbed / targets / cmsis / TARGET_STM / TARGET_STM32F4 / TARGET_DISCO_F401VC / stm32f401xe.h
1 /**
2 ******************************************************************************
3 * @file stm32f401xe.h
4 * @author MCD Application Team
5 * @version V2.1.0
6 * @date 19-June-2014
7 * @brief CMSIS STM32F401xExx Device Peripheral Access Layer Header File.
8 *
9 * This file contains:
10 * - Data structures and the address mapping for all peripherals
11 * - Peripheral's registers declarations and bits definition
12 * - Macros to access peripheral\92s registers hardware
13 *
14 ******************************************************************************
15 * @attention
16 *
17 * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
18 *
19 * Redistribution and use in source and binary forms, with or without modification,
20 * are permitted provided that the following conditions are met:
21 * 1. Redistributions of source code must retain the above copyright notice,
22 * this list of conditions and the following disclaimer.
23 * 2. Redistributions in binary form must reproduce the above copyright notice,
24 * this list of conditions and the following disclaimer in the documentation
25 * and/or other materials provided with the distribution.
26 * 3. Neither the name of STMicroelectronics nor the names of its contributors
27 * may be used to endorse or promote products derived from this software
28 * without specific prior written permission.
29 *
30 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
31 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
32 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
33 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
34 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
35 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
36 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
37 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
38 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
39 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40 *
41 ******************************************************************************
42 */
43
44 /** @addtogroup CMSIS
45 * @{
46 */
47
48 /** @addtogroup stm32f401xe
49 * @{
50 */
51
52 #ifndef __STM32F401xE_H
53 #define __STM32F401xE_H
54
55 #ifdef __cplusplus
56 extern "C" {
57 #endif /* __cplusplus */
58
59
60 /** @addtogroup Configuration_section_for_CMSIS
61 * @{
62 */
63
64 /**
65 * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
66 */
67 #define __CM4_REV 0x0001 /*!< Core revision r0p1 */
68 #define __MPU_PRESENT 1 /*!< STM32F4XX provides an MPU */
69 #define __NVIC_PRIO_BITS 4 /*!< STM32F4XX uses 4 Bits for the Priority Levels */
70 #define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
71 #define __FPU_PRESENT 1 /*!< FPU present */
72
73 /**
74 * @}
75 */
76
77 /** @addtogroup Peripheral_interrupt_number_definition
78 * @{
79 */
80
81 /**
82 * @brief STM32F4XX Interrupt Number Definition, according to the selected device
83 * in @ref Library_configuration_section
84 */
85 typedef enum
86 {
87 /****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/
88 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
89 MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
90 BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
91 UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
92 SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
93 DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
94 PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
95 SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
96 /****** STM32 specific Interrupt Numbers **********************************************************************/
97 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
98 PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
99 TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */
100 RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */
101 FLASH_IRQn = 4, /*!< FLASH global Interrupt */
102 RCC_IRQn = 5, /*!< RCC global Interrupt */
103 EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
104 EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
105 EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
106 EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
107 EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
108 DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */
109 DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */
110 DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */
111 DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */
112 DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */
113 DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */
114 DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */
115 ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */
116 EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
117 TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */
118 TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */
119 TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
120 TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
121 TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
122 TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
123 TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
124 I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
125 I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
126 I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
127 I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
128 SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
129 SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
130 USART1_IRQn = 37, /*!< USART1 global Interrupt */
131 USART2_IRQn = 38, /*!< USART2 global Interrupt */
132 EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
133 RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
134 OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */
135 DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */
136 SDIO_IRQn = 49, /*!< SDIO global Interrupt */
137 TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
138 SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
139 DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */
140 DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */
141 DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */
142 DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */
143 DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */
144 OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */
145 DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */
146 DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */
147 DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */
148 USART6_IRQn = 71, /*!< USART6 global interrupt */
149 I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */
150 I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */
151 FPU_IRQn = 81, /*!< FPU global interrupt */
152 SPI4_IRQn = 84 /*!< SPI4 global Interrupt */
153 } IRQn_Type;
154
155 /**
156 * @}
157 */
158
159 #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
160 #include "system_stm32f4xx.h"
161 #include <stdint.h>
162
163 /** @addtogroup Peripheral_registers_structures
164 * @{
165 */
166
167 /**
168 * @brief Analog to Digital Converter
169 */
170
171 typedef struct
172 {
173 __IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */
174 __IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */
175 __IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */
176 __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */
177 __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */
178 __IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
179 __IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
180 __IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
181 __IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
182 __IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */
183 __IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */
184 __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */
185 __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */
186 __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */
187 __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/
188 __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */
189 __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */
190 __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */
191 __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */
192 __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */
193 } ADC_TypeDef;
194
195 typedef struct
196 {
197 __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */
198 __IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */
199 __IO uint32_t CDR; /*!< ADC common regular data register for dual
200 AND triple modes, Address offset: ADC1 base address + 0x308 */
201 } ADC_Common_TypeDef;
202
203 /**
204 * @brief CRC calculation unit
205 */
206
207 typedef struct
208 {
209 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
210 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
211 uint8_t RESERVED0; /*!< Reserved, 0x05 */
212 uint16_t RESERVED1; /*!< Reserved, 0x06 */
213 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
214 } CRC_TypeDef;
215
216 /**
217 * @brief Debug MCU
218 */
219
220 typedef struct
221 {
222 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
223 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
224 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
225 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
226 }DBGMCU_TypeDef;
227
228
229 /**
230 * @brief DMA Controller
231 */
232
233 typedef struct
234 {
235 __IO uint32_t CR; /*!< DMA stream x configuration register */
236 __IO uint32_t NDTR; /*!< DMA stream x number of data register */
237 __IO uint32_t PAR; /*!< DMA stream x peripheral address register */
238 __IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */
239 __IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */
240 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */
241 } DMA_Stream_TypeDef;
242
243 typedef struct
244 {
245 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */
246 __IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */
247 __IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */
248 __IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
249 } DMA_TypeDef;
250
251
252 /**
253 * @brief External Interrupt/Event Controller
254 */
255
256 typedef struct
257 {
258 __IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */
259 __IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */
260 __IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */
261 __IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
262 __IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */
263 __IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */
264 } EXTI_TypeDef;
265
266 /**
267 * @brief FLASH Registers
268 */
269
270 typedef struct
271 {
272 __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
273 __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */
274 __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */
275 __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */
276 __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */
277 __IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */
278 __IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */
279 } FLASH_TypeDef;
280
281 /**
282 * @brief General Purpose I/O
283 */
284
285 typedef struct
286 {
287 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
288 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
289 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
290 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
291 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
292 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
293 __IO uint16_t BSRRL; /*!< GPIO port bit set/reset low register, Address offset: 0x18 */
294 __IO uint16_t BSRRH; /*!< GPIO port bit set/reset high register, Address offset: 0x1A */
295 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
296 __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
297 } GPIO_TypeDef;
298
299 /**
300 * @brief System configuration controller
301 */
302
303 typedef struct
304 {
305 __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */
306 __IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */
307 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
308 uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */
309 __IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */
310 } SYSCFG_TypeDef;
311
312 /**
313 * @brief Inter-integrated Circuit Interface
314 */
315
316 typedef struct
317 {
318 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
319 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
320 __IO uint32_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */
321 __IO uint32_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */
322 __IO uint32_t DR; /*!< I2C Data register, Address offset: 0x10 */
323 __IO uint32_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */
324 __IO uint32_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */
325 __IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */
326 __IO uint32_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */
327 __IO uint32_t FLTR; /*!< I2C FLTR register, Address offset: 0x24 */
328 } I2C_TypeDef;
329
330 /**
331 * @brief Independent WATCHDOG
332 */
333
334 typedef struct
335 {
336 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
337 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
338 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
339 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
340 } IWDG_TypeDef;
341
342 /**
343 * @brief Power Control
344 */
345
346 typedef struct
347 {
348 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
349 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
350 } PWR_TypeDef;
351
352 /**
353 * @brief Reset and Clock Control
354 */
355
356 typedef struct
357 {
358 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
359 __IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */
360 __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */
361 __IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */
362 __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */
363 __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */
364 __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */
365 uint32_t RESERVED0; /*!< Reserved, 0x1C */
366 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */
367 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */
368 uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */
369 __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */
370 __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */
371 __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */
372 uint32_t RESERVED2; /*!< Reserved, 0x3C */
373 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */
374 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */
375 uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */
376 __IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
377 __IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
378 __IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
379 uint32_t RESERVED4; /*!< Reserved, 0x5C */
380 __IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
381 __IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
382 uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */
383 __IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */
384 __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */
385 uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */
386 __IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */
387 __IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */
388
389 } RCC_TypeDef;
390
391 /**
392 * @brief Real-Time Clock
393 */
394
395 typedef struct
396 {
397 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
398 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
399 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
400 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
401 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
402 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
403 __IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */
404 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
405 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
406 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
407 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
408 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
409 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
410 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
411 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
412 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
413 __IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
414 __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */
415 __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */
416 uint32_t RESERVED7; /*!< Reserved, 0x4C */
417 __IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */
418 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
419 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
420 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
421 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
422 __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
423 __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
424 __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
425 __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
426 __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
427 __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
428 __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
429 __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
430 __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
431 __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
432 __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
433 __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */
434 __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */
435 __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */
436 __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */
437 } RTC_TypeDef;
438
439
440 /**
441 * @brief SD host Interface
442 */
443
444 typedef struct
445 {
446 __IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */
447 __IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */
448 __IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */
449 __IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */
450 __I uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */
451 __I uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */
452 __I uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */
453 __I uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */
454 __I uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */
455 __IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */
456 __IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */
457 __IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */
458 __I uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */
459 __I uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */
460 __IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */
461 __IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */
462 uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */
463 __I uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */
464 uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */
465 __IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */
466 } SDIO_TypeDef;
467
468 /**
469 * @brief Serial Peripheral Interface
470 */
471
472 typedef struct
473 {
474 __IO uint32_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */
475 __IO uint32_t CR2; /*!< SPI control register 2, Address offset: 0x04 */
476 __IO uint32_t SR; /*!< SPI status register, Address offset: 0x08 */
477 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
478 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
479 __IO uint32_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */
480 __IO uint32_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */
481 __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
482 __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
483 } SPI_TypeDef;
484
485 /**
486 * @brief TIM
487 */
488
489 typedef struct
490 {
491 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
492 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
493 __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
494 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
495 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
496 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
497 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
498 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
499 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
500 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
501 __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
502 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
503 __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
504 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
505 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
506 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
507 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
508 __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
509 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
510 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
511 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
512 } TIM_TypeDef;
513
514 /**
515 * @brief Universal Synchronous Asynchronous Receiver Transmitter
516 */
517
518 typedef struct
519 {
520 __IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */
521 __IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */
522 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */
523 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */
524 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */
525 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */
526 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
527 } USART_TypeDef;
528
529 /**
530 * @brief Window WATCHDOG
531 */
532
533 typedef struct
534 {
535 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
536 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
537 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
538 } WWDG_TypeDef;
539
540 /**
541 * @brief __USB_OTG_Core_register
542 */
543 typedef struct
544 {
545 __IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register Address offset : 0x00 */
546 __IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register Address offset : 0x04 */
547 __IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register Address offset : 0x08 */
548 __IO uint32_t GUSBCFG; /*!< Core USB Configuration Register Address offset : 0x0C */
549 __IO uint32_t GRSTCTL; /*!< Core Reset Register Address offset : 0x10 */
550 __IO uint32_t GINTSTS; /*!< Core Interrupt Register Address offset : 0x14 */
551 __IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register Address offset : 0x18 */
552 __IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register Address offset : 0x1C */
553 __IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register Address offset : 0x20 */
554 __IO uint32_t GRXFSIZ; /* Receive FIFO Size Register Address offset : 0x24 */
555 __IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register Address offset : 0x28 */
556 __IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg Address offset : 0x2C */
557 uint32_t Reserved30[2]; /* Reserved Address offset : 0x30 */
558 __IO uint32_t GCCFG; /*!< General Purpose IO Register Address offset : 0x38 */
559 __IO uint32_t CID; /*!< User ID Register Address offset : 0x3C */
560 uint32_t Reserved40[48]; /*!< Reserved Address offset : 0x40-0xFF */
561 __IO uint32_t HPTXFSIZ; /*!< Host Periodic Tx FIFO Size Reg Address offset : 0x100 */
562 __IO uint32_t DIEPTXF[0x0F]; /*!< dev Periodic Transmit FIFO */
563 }
564 USB_OTG_GlobalTypeDef;
565
566
567
568 /**
569 * @brief __device_Registers
570 */
571 typedef struct
572 {
573 __IO uint32_t DCFG; /*!< dev Configuration Register Address offset : 0x800 */
574 __IO uint32_t DCTL; /*!< dev Control Register Address offset : 0x804 */
575 __IO uint32_t DSTS; /*!< dev Status Register (RO) Address offset : 0x808 */
576 uint32_t Reserved0C; /*!< Reserved Address offset : 0x80C */
577 __IO uint32_t DIEPMSK; /* !< dev IN Endpoint Mask Address offset : 0x810 */
578 __IO uint32_t DOEPMSK; /*!< dev OUT Endpoint Mask Address offset : 0x814 */
579 __IO uint32_t DAINT; /*!< dev All Endpoints Itr Reg Address offset : 0x818 */
580 __IO uint32_t DAINTMSK; /*!< dev All Endpoints Itr Mask Address offset : 0x81C */
581 uint32_t Reserved20; /*!< Reserved Address offset : 0x820 */
582 uint32_t Reserved9; /*!< Reserved Address offset : 0x824 */
583 __IO uint32_t DVBUSDIS; /*!< dev VBUS discharge Register Address offset : 0x828 */
584 __IO uint32_t DVBUSPULSE; /*!< dev VBUS Pulse Register Address offset : 0x82C */
585 __IO uint32_t DTHRCTL; /*!< dev thr Address offset : 0x830 */
586 __IO uint32_t DIEPEMPMSK; /*!< dev empty msk Address offset : 0x834 */
587 __IO uint32_t DEACHINT; /*!< dedicated EP interrupt Address offset : 0x838 */
588 __IO uint32_t DEACHMSK; /*!< dedicated EP msk Address offset : 0x83C */
589 uint32_t Reserved40; /*!< dedicated EP mask Address offset : 0x840 */
590 __IO uint32_t DINEP1MSK; /*!< dedicated EP mask Address offset : 0x844 */
591 uint32_t Reserved44[15]; /*!< Reserved Address offset : 0x844-0x87C */
592 __IO uint32_t DOUTEP1MSK; /*!< dedicated EP msk Address offset : 0x884 */
593 }
594 USB_OTG_DeviceTypeDef;
595
596
597 /**
598 * @brief __IN_Endpoint-Specific_Register
599 */
600 typedef struct
601 {
602 __IO uint32_t DIEPCTL; /* dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h */
603 uint32_t Reserved04; /* Reserved 900h + (ep_num * 20h) + 04h */
604 __IO uint32_t DIEPINT; /* dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h */
605 uint32_t Reserved0C; /* Reserved 900h + (ep_num * 20h) + 0Ch */
606 __IO uint32_t DIEPTSIZ; /* IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h */
607 __IO uint32_t DIEPDMA; /* IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h */
608 __IO uint32_t DTXFSTS; /*IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */
609 uint32_t Reserved18; /* Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */
610 }
611 USB_OTG_INEndpointTypeDef;
612
613
614 /**
615 * @brief __OUT_Endpoint-Specific_Registers
616 */
617 typedef struct
618 {
619 __IO uint32_t DOEPCTL; /* dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h*/
620 uint32_t Reserved04; /* Reserved B00h + (ep_num * 20h) + 04h*/
621 __IO uint32_t DOEPINT; /* dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h*/
622 uint32_t Reserved0C; /* Reserved B00h + (ep_num * 20h) + 0Ch*/
623 __IO uint32_t DOEPTSIZ; /* dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h*/
624 __IO uint32_t DOEPDMA; /* dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h*/
625 uint32_t Reserved18[2]; /* Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch*/
626 }
627 USB_OTG_OUTEndpointTypeDef;
628
629
630 /**
631 * @brief __Host_Mode_Register_Structures
632 */
633 typedef struct
634 {
635 __IO uint32_t HCFG; /* Host Configuration Register 400h*/
636 __IO uint32_t HFIR; /* Host Frame Interval Register 404h*/
637 __IO uint32_t HFNUM; /* Host Frame Nbr/Frame Remaining 408h*/
638 uint32_t Reserved40C; /* Reserved 40Ch*/
639 __IO uint32_t HPTXSTS; /* Host Periodic Tx FIFO/ Queue Status 410h*/
640 __IO uint32_t HAINT; /* Host All Channels Interrupt Register 414h*/
641 __IO uint32_t HAINTMSK; /* Host All Channels Interrupt Mask 418h*/
642 }
643 USB_OTG_HostTypeDef;
644
645
646 /**
647 * @brief __Host_Channel_Specific_Registers
648 */
649 typedef struct
650 {
651 __IO uint32_t HCCHAR;
652 __IO uint32_t HCSPLT;
653 __IO uint32_t HCINT;
654 __IO uint32_t HCINTMSK;
655 __IO uint32_t HCTSIZ;
656 __IO uint32_t HCDMA;
657 uint32_t Reserved[2];
658 }
659 USB_OTG_HostChannelTypeDef;
660
661
662 /**
663 * @brief Peripheral_memory_map
664 */
665 #define FLASH_BASE ((uint32_t)0x08000000) /*!< FLASH(up to 1 MB) base address in the alias region */
666 #define CCMDATARAM_BASE ((uint32_t)0x10000000) /*!< CCM(core coupled memory) data RAM(64 KB) base address in the alias region */
667 #define SRAM1_BASE ((uint32_t)0x20000000) /*!< SRAM1(112 KB) base address in the alias region */
668 #define SRAM2_BASE ((uint32_t)0x2001C000) /*!< SRAM2(16 KB) base address in the alias region */
669 #define SRAM3_BASE ((uint32_t)0x20020000) /*!< SRAM3(64 KB) base address in the alias region */
670 #define PERIPH_BASE ((uint32_t)0x40000000) /*!< Peripheral base address in the alias region */
671 #define BKPSRAM_BASE ((uint32_t)0x40024000) /*!< Backup SRAM(4 KB) base address in the alias region */
672 #define CCMDATARAM_BB_BASE ((uint32_t)0x12000000) /*!< CCM(core coupled memory) data RAM(64 KB) base address in the bit-band region */
673 #define SRAM1_BB_BASE ((uint32_t)0x22000000) /*!< SRAM1(112 KB) base address in the bit-band region */
674 #define SRAM2_BB_BASE ((uint32_t)0x2201C000) /*!< SRAM2(16 KB) base address in the bit-band region */
675 #define SRAM3_BB_BASE ((uint32_t)0x22020000) /*!< SRAM3(64 KB) base address in the bit-band region */
676 #define PERIPH_BB_BASE ((uint32_t)0x42000000) /*!< Peripheral base address in the bit-band region */
677 #define BKPSRAM_BB_BASE ((uint32_t)0x42024000) /*!< Backup SRAM(4 KB) base address in the bit-band region */
678 #define FLASH_END ((uint32_t)0x0807FFFF) /*!< FLASH end address */
679
680 /* Legacy defines */
681 #define SRAM_BASE SRAM1_BASE
682 #define SRAM_BB_BASE SRAM1_BB_BASE
683
684
685 /*!< Peripheral memory map */
686 #define APB1PERIPH_BASE PERIPH_BASE
687 #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000)
688 #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000)
689 #define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000)
690
691 /*!< APB1 peripherals */
692 #define TIM2_BASE (APB1PERIPH_BASE + 0x0000)
693 #define TIM3_BASE (APB1PERIPH_BASE + 0x0400)
694 #define TIM4_BASE (APB1PERIPH_BASE + 0x0800)
695 #define TIM5_BASE (APB1PERIPH_BASE + 0x0C00)
696 #define RTC_BASE (APB1PERIPH_BASE + 0x2800)
697 #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00)
698 #define IWDG_BASE (APB1PERIPH_BASE + 0x3000)
699 #define I2S2ext_BASE (APB1PERIPH_BASE + 0x3400)
700 #define SPI2_BASE (APB1PERIPH_BASE + 0x3800)
701 #define SPI3_BASE (APB1PERIPH_BASE + 0x3C00)
702 #define I2S3ext_BASE (APB1PERIPH_BASE + 0x4000)
703 #define USART2_BASE (APB1PERIPH_BASE + 0x4400)
704 #define I2C1_BASE (APB1PERIPH_BASE + 0x5400)
705 #define I2C2_BASE (APB1PERIPH_BASE + 0x5800)
706 #define I2C3_BASE (APB1PERIPH_BASE + 0x5C00)
707 #define PWR_BASE (APB1PERIPH_BASE + 0x7000)
708
709 /*!< APB2 peripherals */
710 #define TIM1_BASE (APB2PERIPH_BASE + 0x0000)
711 #define USART1_BASE (APB2PERIPH_BASE + 0x1000)
712 #define USART6_BASE (APB2PERIPH_BASE + 0x1400)
713 #define ADC1_BASE (APB2PERIPH_BASE + 0x2000)
714 #define ADC_BASE (APB2PERIPH_BASE + 0x2300)
715 #define SDIO_BASE (APB2PERIPH_BASE + 0x2C00)
716 #define SPI1_BASE (APB2PERIPH_BASE + 0x3000)
717 #define SPI4_BASE (APB2PERIPH_BASE + 0x3400)
718 #define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800)
719 #define EXTI_BASE (APB2PERIPH_BASE + 0x3C00)
720 #define TIM9_BASE (APB2PERIPH_BASE + 0x4000)
721 #define TIM10_BASE (APB2PERIPH_BASE + 0x4400)
722 #define TIM11_BASE (APB2PERIPH_BASE + 0x4800)
723
724 /*!< AHB1 peripherals */
725 #define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000)
726 #define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400)
727 #define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800)
728 #define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00)
729 #define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000)
730 #define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00)
731 #define CRC_BASE (AHB1PERIPH_BASE + 0x3000)
732 #define RCC_BASE (AHB1PERIPH_BASE + 0x3800)
733 #define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00)
734 #define DMA1_BASE (AHB1PERIPH_BASE + 0x6000)
735 #define DMA1_Stream0_BASE (DMA1_BASE + 0x010)
736 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028)
737 #define DMA1_Stream2_BASE (DMA1_BASE + 0x040)
738 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058)
739 #define DMA1_Stream4_BASE (DMA1_BASE + 0x070)
740 #define DMA1_Stream5_BASE (DMA1_BASE + 0x088)
741 #define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0)
742 #define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8)
743 #define DMA2_BASE (AHB1PERIPH_BASE + 0x6400)
744 #define DMA2_Stream0_BASE (DMA2_BASE + 0x010)
745 #define DMA2_Stream1_BASE (DMA2_BASE + 0x028)
746 #define DMA2_Stream2_BASE (DMA2_BASE + 0x040)
747 #define DMA2_Stream3_BASE (DMA2_BASE + 0x058)
748 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070)
749 #define DMA2_Stream5_BASE (DMA2_BASE + 0x088)
750 #define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0)
751 #define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8)
752
753 /* Debug MCU registers base address */
754 #define DBGMCU_BASE ((uint32_t )0xE0042000)
755
756 /*!< USB registers base address */
757 #define USB_OTG_FS_PERIPH_BASE ((uint32_t )0x50000000)
758
759 #define USB_OTG_GLOBAL_BASE ((uint32_t )0x000)
760 #define USB_OTG_DEVICE_BASE ((uint32_t )0x800)
761 #define USB_OTG_IN_ENDPOINT_BASE ((uint32_t )0x900)
762 #define USB_OTG_OUT_ENDPOINT_BASE ((uint32_t )0xB00)
763 #define USB_OTG_EP_REG_SIZE ((uint32_t )0x20)
764 #define USB_OTG_HOST_BASE ((uint32_t )0x400)
765 #define USB_OTG_HOST_PORT_BASE ((uint32_t )0x440)
766 #define USB_OTG_HOST_CHANNEL_BASE ((uint32_t )0x500)
767 #define USB_OTG_HOST_CHANNEL_SIZE ((uint32_t )0x20)
768 #define USB_OTG_PCGCCTL_BASE ((uint32_t )0xE00)
769 #define USB_OTG_FIFO_BASE ((uint32_t )0x1000)
770 #define USB_OTG_FIFO_SIZE ((uint32_t )0x1000)
771
772 /**
773 * @}
774 */
775
776 /** @addtogroup Peripheral_declaration
777 * @{
778 */
779 #define TIM2 ((TIM_TypeDef *) TIM2_BASE)
780 #define TIM3 ((TIM_TypeDef *) TIM3_BASE)
781 #define TIM4 ((TIM_TypeDef *) TIM4_BASE)
782 #define TIM5 ((TIM_TypeDef *) TIM5_BASE)
783 #define RTC ((RTC_TypeDef *) RTC_BASE)
784 #define WWDG ((WWDG_TypeDef *) WWDG_BASE)
785 #define IWDG ((IWDG_TypeDef *) IWDG_BASE)
786 #define I2S2ext ((SPI_TypeDef *) I2S2ext_BASE)
787 #define SPI2 ((SPI_TypeDef *) SPI2_BASE)
788 #define SPI3 ((SPI_TypeDef *) SPI3_BASE)
789 #define I2S3ext ((SPI_TypeDef *) I2S3ext_BASE)
790 #define USART2 ((USART_TypeDef *) USART2_BASE)
791 #define I2C1 ((I2C_TypeDef *) I2C1_BASE)
792 #define I2C2 ((I2C_TypeDef *) I2C2_BASE)
793 #define I2C3 ((I2C_TypeDef *) I2C3_BASE)
794 #define PWR ((PWR_TypeDef *) PWR_BASE)
795 #define TIM1 ((TIM_TypeDef *) TIM1_BASE)
796 #define USART1 ((USART_TypeDef *) USART1_BASE)
797 #define USART6 ((USART_TypeDef *) USART6_BASE)
798 #define ADC ((ADC_Common_TypeDef *) ADC_BASE)
799 #define ADC1 ((ADC_TypeDef *) ADC1_BASE)
800 #define SDIO ((SDIO_TypeDef *) SDIO_BASE)
801 #define SPI1 ((SPI_TypeDef *) SPI1_BASE)
802 #define SPI4 ((SPI_TypeDef *) SPI4_BASE)
803 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
804 #define EXTI ((EXTI_TypeDef *) EXTI_BASE)
805 #define TIM9 ((TIM_TypeDef *) TIM9_BASE)
806 #define TIM10 ((TIM_TypeDef *) TIM10_BASE)
807 #define TIM11 ((TIM_TypeDef *) TIM11_BASE)
808 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
809 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
810 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
811 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
812 #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
813 #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
814 #define CRC ((CRC_TypeDef *) CRC_BASE)
815 #define RCC ((RCC_TypeDef *) RCC_BASE)
816 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
817 #define DMA1 ((DMA_TypeDef *) DMA1_BASE)
818 #define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
819 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
820 #define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
821 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
822 #define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
823 #define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
824 #define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
825 #define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
826 #define DMA2 ((DMA_TypeDef *) DMA2_BASE)
827 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
828 #define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
829 #define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
830 #define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
831 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
832 #define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
833 #define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
834 #define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
835
836 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
837
838 #define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
839
840 /**
841 * @}
842 */
843
844 /** @addtogroup Exported_constants
845 * @{
846 */
847
848 /** @addtogroup Peripheral_Registers_Bits_Definition
849 * @{
850 */
851
852 /******************************************************************************/
853 /* Peripheral Registers_Bits_Definition */
854 /******************************************************************************/
855
856 /******************************************************************************/
857 /* */
858 /* Analog to Digital Converter */
859 /* */
860 /******************************************************************************/
861 /******************** Bit definition for ADC_SR register ********************/
862 #define ADC_SR_AWD ((uint32_t)0x00000001) /*!<Analog watchdog flag */
863 #define ADC_SR_EOC ((uint32_t)0x00000002) /*!<End of conversion */
864 #define ADC_SR_JEOC ((uint32_t)0x00000004) /*!<Injected channel end of conversion */
865 #define ADC_SR_JSTRT ((uint32_t)0x00000008) /*!<Injected channel Start flag */
866 #define ADC_SR_STRT ((uint32_t)0x00000010) /*!<Regular channel Start flag */
867 #define ADC_SR_OVR ((uint32_t)0x00000020) /*!<Overrun flag */
868
869 /******************* Bit definition for ADC_CR1 register ********************/
870 #define ADC_CR1_AWDCH ((uint32_t)0x0000001F) /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
871 #define ADC_CR1_AWDCH_0 ((uint32_t)0x00000001) /*!<Bit 0 */
872 #define ADC_CR1_AWDCH_1 ((uint32_t)0x00000002) /*!<Bit 1 */
873 #define ADC_CR1_AWDCH_2 ((uint32_t)0x00000004) /*!<Bit 2 */
874 #define ADC_CR1_AWDCH_3 ((uint32_t)0x00000008) /*!<Bit 3 */
875 #define ADC_CR1_AWDCH_4 ((uint32_t)0x00000010) /*!<Bit 4 */
876 #define ADC_CR1_EOCIE ((uint32_t)0x00000020) /*!<Interrupt enable for EOC */
877 #define ADC_CR1_AWDIE ((uint32_t)0x00000040) /*!<AAnalog Watchdog interrupt enable */
878 #define ADC_CR1_JEOCIE ((uint32_t)0x00000080) /*!<Interrupt enable for injected channels */
879 #define ADC_CR1_SCAN ((uint32_t)0x00000100) /*!<Scan mode */
880 #define ADC_CR1_AWDSGL ((uint32_t)0x00000200) /*!<Enable the watchdog on a single channel in scan mode */
881 #define ADC_CR1_JAUTO ((uint32_t)0x00000400) /*!<Automatic injected group conversion */
882 #define ADC_CR1_DISCEN ((uint32_t)0x00000800) /*!<Discontinuous mode on regular channels */
883 #define ADC_CR1_JDISCEN ((uint32_t)0x00001000) /*!<Discontinuous mode on injected channels */
884 #define ADC_CR1_DISCNUM ((uint32_t)0x0000E000) /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
885 #define ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000) /*!<Bit 0 */
886 #define ADC_CR1_DISCNUM_1 ((uint32_t)0x00004000) /*!<Bit 1 */
887 #define ADC_CR1_DISCNUM_2 ((uint32_t)0x00008000) /*!<Bit 2 */
888 #define ADC_CR1_JAWDEN ((uint32_t)0x00400000) /*!<Analog watchdog enable on injected channels */
889 #define ADC_CR1_AWDEN ((uint32_t)0x00800000) /*!<Analog watchdog enable on regular channels */
890 #define ADC_CR1_RES ((uint32_t)0x03000000) /*!<RES[2:0] bits (Resolution) */
891 #define ADC_CR1_RES_0 ((uint32_t)0x01000000) /*!<Bit 0 */
892 #define ADC_CR1_RES_1 ((uint32_t)0x02000000) /*!<Bit 1 */
893 #define ADC_CR1_OVRIE ((uint32_t)0x04000000) /*!<overrun interrupt enable */
894
895 /******************* Bit definition for ADC_CR2 register ********************/
896 #define ADC_CR2_ADON ((uint32_t)0x00000001) /*!<A/D Converter ON / OFF */
897 #define ADC_CR2_CONT ((uint32_t)0x00000002) /*!<Continuous Conversion */
898 #define ADC_CR2_DMA ((uint32_t)0x00000100) /*!<Direct Memory access mode */
899 #define ADC_CR2_DDS ((uint32_t)0x00000200) /*!<DMA disable selection (Single ADC) */
900 #define ADC_CR2_EOCS ((uint32_t)0x00000400) /*!<End of conversion selection */
901 #define ADC_CR2_ALIGN ((uint32_t)0x00000800) /*!<Data Alignment */
902 #define ADC_CR2_JEXTSEL ((uint32_t)0x000F0000) /*!<JEXTSEL[3:0] bits (External event select for injected group) */
903 #define ADC_CR2_JEXTSEL_0 ((uint32_t)0x00010000) /*!<Bit 0 */
904 #define ADC_CR2_JEXTSEL_1 ((uint32_t)0x00020000) /*!<Bit 1 */
905 #define ADC_CR2_JEXTSEL_2 ((uint32_t)0x00040000) /*!<Bit 2 */
906 #define ADC_CR2_JEXTSEL_3 ((uint32_t)0x00080000) /*!<Bit 3 */
907 #define ADC_CR2_JEXTEN ((uint32_t)0x00300000) /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */
908 #define ADC_CR2_JEXTEN_0 ((uint32_t)0x00100000) /*!<Bit 0 */
909 #define ADC_CR2_JEXTEN_1 ((uint32_t)0x00200000) /*!<Bit 1 */
910 #define ADC_CR2_JSWSTART ((uint32_t)0x00400000) /*!<Start Conversion of injected channels */
911 #define ADC_CR2_EXTSEL ((uint32_t)0x0F000000) /*!<EXTSEL[3:0] bits (External Event Select for regular group) */
912 #define ADC_CR2_EXTSEL_0 ((uint32_t)0x01000000) /*!<Bit 0 */
913 #define ADC_CR2_EXTSEL_1 ((uint32_t)0x02000000) /*!<Bit 1 */
914 #define ADC_CR2_EXTSEL_2 ((uint32_t)0x04000000) /*!<Bit 2 */
915 #define ADC_CR2_EXTSEL_3 ((uint32_t)0x08000000) /*!<Bit 3 */
916 #define ADC_CR2_EXTEN ((uint32_t)0x30000000) /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */
917 #define ADC_CR2_EXTEN_0 ((uint32_t)0x10000000) /*!<Bit 0 */
918 #define ADC_CR2_EXTEN_1 ((uint32_t)0x20000000) /*!<Bit 1 */
919 #define ADC_CR2_SWSTART ((uint32_t)0x40000000) /*!<Start Conversion of regular channels */
920
921 /****************** Bit definition for ADC_SMPR1 register *******************/
922 #define ADC_SMPR1_SMP10 ((uint32_t)0x00000007) /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
923 #define ADC_SMPR1_SMP10_0 ((uint32_t)0x00000001) /*!<Bit 0 */
924 #define ADC_SMPR1_SMP10_1 ((uint32_t)0x00000002) /*!<Bit 1 */
925 #define ADC_SMPR1_SMP10_2 ((uint32_t)0x00000004) /*!<Bit 2 */
926 #define ADC_SMPR1_SMP11 ((uint32_t)0x00000038) /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
927 #define ADC_SMPR1_SMP11_0 ((uint32_t)0x00000008) /*!<Bit 0 */
928 #define ADC_SMPR1_SMP11_1 ((uint32_t)0x00000010) /*!<Bit 1 */
929 #define ADC_SMPR1_SMP11_2 ((uint32_t)0x00000020) /*!<Bit 2 */
930 #define ADC_SMPR1_SMP12 ((uint32_t)0x000001C0) /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
931 #define ADC_SMPR1_SMP12_0 ((uint32_t)0x00000040) /*!<Bit 0 */
932 #define ADC_SMPR1_SMP12_1 ((uint32_t)0x00000080) /*!<Bit 1 */
933 #define ADC_SMPR1_SMP12_2 ((uint32_t)0x00000100) /*!<Bit 2 */
934 #define ADC_SMPR1_SMP13 ((uint32_t)0x00000E00) /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
935 #define ADC_SMPR1_SMP13_0 ((uint32_t)0x00000200) /*!<Bit 0 */
936 #define ADC_SMPR1_SMP13_1 ((uint32_t)0x00000400) /*!<Bit 1 */
937 #define ADC_SMPR1_SMP13_2 ((uint32_t)0x00000800) /*!<Bit 2 */
938 #define ADC_SMPR1_SMP14 ((uint32_t)0x00007000) /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
939 #define ADC_SMPR1_SMP14_0 ((uint32_t)0x00001000) /*!<Bit 0 */
940 #define ADC_SMPR1_SMP14_1 ((uint32_t)0x00002000) /*!<Bit 1 */
941 #define ADC_SMPR1_SMP14_2 ((uint32_t)0x00004000) /*!<Bit 2 */
942 #define ADC_SMPR1_SMP15 ((uint32_t)0x00038000) /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
943 #define ADC_SMPR1_SMP15_0 ((uint32_t)0x00008000) /*!<Bit 0 */
944 #define ADC_SMPR1_SMP15_1 ((uint32_t)0x00010000) /*!<Bit 1 */
945 #define ADC_SMPR1_SMP15_2 ((uint32_t)0x00020000) /*!<Bit 2 */
946 #define ADC_SMPR1_SMP16 ((uint32_t)0x001C0000) /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
947 #define ADC_SMPR1_SMP16_0 ((uint32_t)0x00040000) /*!<Bit 0 */
948 #define ADC_SMPR1_SMP16_1 ((uint32_t)0x00080000) /*!<Bit 1 */
949 #define ADC_SMPR1_SMP16_2 ((uint32_t)0x00100000) /*!<Bit 2 */
950 #define ADC_SMPR1_SMP17 ((uint32_t)0x00E00000) /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
951 #define ADC_SMPR1_SMP17_0 ((uint32_t)0x00200000) /*!<Bit 0 */
952 #define ADC_SMPR1_SMP17_1 ((uint32_t)0x00400000) /*!<Bit 1 */
953 #define ADC_SMPR1_SMP17_2 ((uint32_t)0x00800000) /*!<Bit 2 */
954 #define ADC_SMPR1_SMP18 ((uint32_t)0x07000000) /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */
955 #define ADC_SMPR1_SMP18_0 ((uint32_t)0x01000000) /*!<Bit 0 */
956 #define ADC_SMPR1_SMP18_1 ((uint32_t)0x02000000) /*!<Bit 1 */
957 #define ADC_SMPR1_SMP18_2 ((uint32_t)0x04000000) /*!<Bit 2 */
958
959 /****************** Bit definition for ADC_SMPR2 register *******************/
960 #define ADC_SMPR2_SMP0 ((uint32_t)0x00000007) /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
961 #define ADC_SMPR2_SMP0_0 ((uint32_t)0x00000001) /*!<Bit 0 */
962 #define ADC_SMPR2_SMP0_1 ((uint32_t)0x00000002) /*!<Bit 1 */
963 #define ADC_SMPR2_SMP0_2 ((uint32_t)0x00000004) /*!<Bit 2 */
964 #define ADC_SMPR2_SMP1 ((uint32_t)0x00000038) /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
965 #define ADC_SMPR2_SMP1_0 ((uint32_t)0x00000008) /*!<Bit 0 */
966 #define ADC_SMPR2_SMP1_1 ((uint32_t)0x00000010) /*!<Bit 1 */
967 #define ADC_SMPR2_SMP1_2 ((uint32_t)0x00000020) /*!<Bit 2 */
968 #define ADC_SMPR2_SMP2 ((uint32_t)0x000001C0) /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
969 #define ADC_SMPR2_SMP2_0 ((uint32_t)0x00000040) /*!<Bit 0 */
970 #define ADC_SMPR2_SMP2_1 ((uint32_t)0x00000080) /*!<Bit 1 */
971 #define ADC_SMPR2_SMP2_2 ((uint32_t)0x00000100) /*!<Bit 2 */
972 #define ADC_SMPR2_SMP3 ((uint32_t)0x00000E00) /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
973 #define ADC_SMPR2_SMP3_0 ((uint32_t)0x00000200) /*!<Bit 0 */
974 #define ADC_SMPR2_SMP3_1 ((uint32_t)0x00000400) /*!<Bit 1 */
975 #define ADC_SMPR2_SMP3_2 ((uint32_t)0x00000800) /*!<Bit 2 */
976 #define ADC_SMPR2_SMP4 ((uint32_t)0x00007000) /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
977 #define ADC_SMPR2_SMP4_0 ((uint32_t)0x00001000) /*!<Bit 0 */
978 #define ADC_SMPR2_SMP4_1 ((uint32_t)0x00002000) /*!<Bit 1 */
979 #define ADC_SMPR2_SMP4_2 ((uint32_t)0x00004000) /*!<Bit 2 */
980 #define ADC_SMPR2_SMP5 ((uint32_t)0x00038000) /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
981 #define ADC_SMPR2_SMP5_0 ((uint32_t)0x00008000) /*!<Bit 0 */
982 #define ADC_SMPR2_SMP5_1 ((uint32_t)0x00010000) /*!<Bit 1 */
983 #define ADC_SMPR2_SMP5_2 ((uint32_t)0x00020000) /*!<Bit 2 */
984 #define ADC_SMPR2_SMP6 ((uint32_t)0x001C0000) /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
985 #define ADC_SMPR2_SMP6_0 ((uint32_t)0x00040000) /*!<Bit 0 */
986 #define ADC_SMPR2_SMP6_1 ((uint32_t)0x00080000) /*!<Bit 1 */
987 #define ADC_SMPR2_SMP6_2 ((uint32_t)0x00100000) /*!<Bit 2 */
988 #define ADC_SMPR2_SMP7 ((uint32_t)0x00E00000) /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
989 #define ADC_SMPR2_SMP7_0 ((uint32_t)0x00200000) /*!<Bit 0 */
990 #define ADC_SMPR2_SMP7_1 ((uint32_t)0x00400000) /*!<Bit 1 */
991 #define ADC_SMPR2_SMP7_2 ((uint32_t)0x00800000) /*!<Bit 2 */
992 #define ADC_SMPR2_SMP8 ((uint32_t)0x07000000) /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
993 #define ADC_SMPR2_SMP8_0 ((uint32_t)0x01000000) /*!<Bit 0 */
994 #define ADC_SMPR2_SMP8_1 ((uint32_t)0x02000000) /*!<Bit 1 */
995 #define ADC_SMPR2_SMP8_2 ((uint32_t)0x04000000) /*!<Bit 2 */
996 #define ADC_SMPR2_SMP9 ((uint32_t)0x38000000) /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
997 #define ADC_SMPR2_SMP9_0 ((uint32_t)0x08000000) /*!<Bit 0 */
998 #define ADC_SMPR2_SMP9_1 ((uint32_t)0x10000000) /*!<Bit 1 */
999 #define ADC_SMPR2_SMP9_2 ((uint32_t)0x20000000) /*!<Bit 2 */
1000
1001 /****************** Bit definition for ADC_JOFR1 register *******************/
1002 #define ADC_JOFR1_JOFFSET1 ((uint32_t)0x0FFF) /*!<Data offset for injected channel 1 */
1003
1004 /****************** Bit definition for ADC_JOFR2 register *******************/
1005 #define ADC_JOFR2_JOFFSET2 ((uint32_t)0x0FFF) /*!<Data offset for injected channel 2 */
1006
1007 /****************** Bit definition for ADC_JOFR3 register *******************/
1008 #define ADC_JOFR3_JOFFSET3 ((uint32_t)0x0FFF) /*!<Data offset for injected channel 3 */
1009
1010 /****************** Bit definition for ADC_JOFR4 register *******************/
1011 #define ADC_JOFR4_JOFFSET4 ((uint32_t)0x0FFF) /*!<Data offset for injected channel 4 */
1012
1013 /******************* Bit definition for ADC_HTR register ********************/
1014 #define ADC_HTR_HT ((uint32_t)0x0FFF) /*!<Analog watchdog high threshold */
1015
1016 /******************* Bit definition for ADC_LTR register ********************/
1017 #define ADC_LTR_LT ((uint32_t)0x0FFF) /*!<Analog watchdog low threshold */
1018
1019 /******************* Bit definition for ADC_SQR1 register *******************/
1020 #define ADC_SQR1_SQ13 ((uint32_t)0x0000001F) /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
1021 #define ADC_SQR1_SQ13_0 ((uint32_t)0x00000001) /*!<Bit 0 */
1022 #define ADC_SQR1_SQ13_1 ((uint32_t)0x00000002) /*!<Bit 1 */
1023 #define ADC_SQR1_SQ13_2 ((uint32_t)0x00000004) /*!<Bit 2 */
1024 #define ADC_SQR1_SQ13_3 ((uint32_t)0x00000008) /*!<Bit 3 */
1025 #define ADC_SQR1_SQ13_4 ((uint32_t)0x00000010) /*!<Bit 4 */
1026 #define ADC_SQR1_SQ14 ((uint32_t)0x000003E0) /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
1027 #define ADC_SQR1_SQ14_0 ((uint32_t)0x00000020) /*!<Bit 0 */
1028 #define ADC_SQR1_SQ14_1 ((uint32_t)0x00000040) /*!<Bit 1 */
1029 #define ADC_SQR1_SQ14_2 ((uint32_t)0x00000080) /*!<Bit 2 */
1030 #define ADC_SQR1_SQ14_3 ((uint32_t)0x00000100) /*!<Bit 3 */
1031 #define ADC_SQR1_SQ14_4 ((uint32_t)0x00000200) /*!<Bit 4 */
1032 #define ADC_SQR1_SQ15 ((uint32_t)0x00007C00) /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
1033 #define ADC_SQR1_SQ15_0 ((uint32_t)0x00000400) /*!<Bit 0 */
1034 #define ADC_SQR1_SQ15_1 ((uint32_t)0x00000800) /*!<Bit 1 */
1035 #define ADC_SQR1_SQ15_2 ((uint32_t)0x00001000) /*!<Bit 2 */
1036 #define ADC_SQR1_SQ15_3 ((uint32_t)0x00002000) /*!<Bit 3 */
1037 #define ADC_SQR1_SQ15_4 ((uint32_t)0x00004000) /*!<Bit 4 */
1038 #define ADC_SQR1_SQ16 ((uint32_t)0x000F8000) /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
1039 #define ADC_SQR1_SQ16_0 ((uint32_t)0x00008000) /*!<Bit 0 */
1040 #define ADC_SQR1_SQ16_1 ((uint32_t)0x00010000) /*!<Bit 1 */
1041 #define ADC_SQR1_SQ16_2 ((uint32_t)0x00020000) /*!<Bit 2 */
1042 #define ADC_SQR1_SQ16_3 ((uint32_t)0x00040000) /*!<Bit 3 */
1043 #define ADC_SQR1_SQ16_4 ((uint32_t)0x00080000) /*!<Bit 4 */
1044 #define ADC_SQR1_L ((uint32_t)0x00F00000) /*!<L[3:0] bits (Regular channel sequence length) */
1045 #define ADC_SQR1_L_0 ((uint32_t)0x00100000) /*!<Bit 0 */
1046 #define ADC_SQR1_L_1 ((uint32_t)0x00200000) /*!<Bit 1 */
1047 #define ADC_SQR1_L_2 ((uint32_t)0x00400000) /*!<Bit 2 */
1048 #define ADC_SQR1_L_3 ((uint32_t)0x00800000) /*!<Bit 3 */
1049
1050 /******************* Bit definition for ADC_SQR2 register *******************/
1051 #define ADC_SQR2_SQ7 ((uint32_t)0x0000001F) /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
1052 #define ADC_SQR2_SQ7_0 ((uint32_t)0x00000001) /*!<Bit 0 */
1053 #define ADC_SQR2_SQ7_1 ((uint32_t)0x00000002) /*!<Bit 1 */
1054 #define ADC_SQR2_SQ7_2 ((uint32_t)0x00000004) /*!<Bit 2 */
1055 #define ADC_SQR2_SQ7_3 ((uint32_t)0x00000008) /*!<Bit 3 */
1056 #define ADC_SQR2_SQ7_4 ((uint32_t)0x00000010) /*!<Bit 4 */
1057 #define ADC_SQR2_SQ8 ((uint32_t)0x000003E0) /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
1058 #define ADC_SQR2_SQ8_0 ((uint32_t)0x00000020) /*!<Bit 0 */
1059 #define ADC_SQR2_SQ8_1 ((uint32_t)0x00000040) /*!<Bit 1 */
1060 #define ADC_SQR2_SQ8_2 ((uint32_t)0x00000080) /*!<Bit 2 */
1061 #define ADC_SQR2_SQ8_3 ((uint32_t)0x00000100) /*!<Bit 3 */
1062 #define ADC_SQR2_SQ8_4 ((uint32_t)0x00000200) /*!<Bit 4 */
1063 #define ADC_SQR2_SQ9 ((uint32_t)0x00007C00) /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
1064 #define ADC_SQR2_SQ9_0 ((uint32_t)0x00000400) /*!<Bit 0 */
1065 #define ADC_SQR2_SQ9_1 ((uint32_t)0x00000800) /*!<Bit 1 */
1066 #define ADC_SQR2_SQ9_2 ((uint32_t)0x00001000) /*!<Bit 2 */
1067 #define ADC_SQR2_SQ9_3 ((uint32_t)0x00002000) /*!<Bit 3 */
1068 #define ADC_SQR2_SQ9_4 ((uint32_t)0x00004000) /*!<Bit 4 */
1069 #define ADC_SQR2_SQ10 ((uint32_t)0x000F8000) /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
1070 #define ADC_SQR2_SQ10_0 ((uint32_t)0x00008000) /*!<Bit 0 */
1071 #define ADC_SQR2_SQ10_1 ((uint32_t)0x00010000) /*!<Bit 1 */
1072 #define ADC_SQR2_SQ10_2 ((uint32_t)0x00020000) /*!<Bit 2 */
1073 #define ADC_SQR2_SQ10_3 ((uint32_t)0x00040000) /*!<Bit 3 */
1074 #define ADC_SQR2_SQ10_4 ((uint32_t)0x00080000) /*!<Bit 4 */
1075 #define ADC_SQR2_SQ11 ((uint32_t)0x01F00000) /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
1076 #define ADC_SQR2_SQ11_0 ((uint32_t)0x00100000) /*!<Bit 0 */
1077 #define ADC_SQR2_SQ11_1 ((uint32_t)0x00200000) /*!<Bit 1 */
1078 #define ADC_SQR2_SQ11_2 ((uint32_t)0x00400000) /*!<Bit 2 */
1079 #define ADC_SQR2_SQ11_3 ((uint32_t)0x00800000) /*!<Bit 3 */
1080 #define ADC_SQR2_SQ11_4 ((uint32_t)0x01000000) /*!<Bit 4 */
1081 #define ADC_SQR2_SQ12 ((uint32_t)0x3E000000) /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
1082 #define ADC_SQR2_SQ12_0 ((uint32_t)0x02000000) /*!<Bit 0 */
1083 #define ADC_SQR2_SQ12_1 ((uint32_t)0x04000000) /*!<Bit 1 */
1084 #define ADC_SQR2_SQ12_2 ((uint32_t)0x08000000) /*!<Bit 2 */
1085 #define ADC_SQR2_SQ12_3 ((uint32_t)0x10000000) /*!<Bit 3 */
1086 #define ADC_SQR2_SQ12_4 ((uint32_t)0x20000000) /*!<Bit 4 */
1087
1088 /******************* Bit definition for ADC_SQR3 register *******************/
1089 #define ADC_SQR3_SQ1 ((uint32_t)0x0000001F) /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
1090 #define ADC_SQR3_SQ1_0 ((uint32_t)0x00000001) /*!<Bit 0 */
1091 #define ADC_SQR3_SQ1_1 ((uint32_t)0x00000002) /*!<Bit 1 */
1092 #define ADC_SQR3_SQ1_2 ((uint32_t)0x00000004) /*!<Bit 2 */
1093 #define ADC_SQR3_SQ1_3 ((uint32_t)0x00000008) /*!<Bit 3 */
1094 #define ADC_SQR3_SQ1_4 ((uint32_t)0x00000010) /*!<Bit 4 */
1095 #define ADC_SQR3_SQ2 ((uint32_t)0x000003E0) /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
1096 #define ADC_SQR3_SQ2_0 ((uint32_t)0x00000020) /*!<Bit 0 */
1097 #define ADC_SQR3_SQ2_1 ((uint32_t)0x00000040) /*!<Bit 1 */
1098 #define ADC_SQR3_SQ2_2 ((uint32_t)0x00000080) /*!<Bit 2 */
1099 #define ADC_SQR3_SQ2_3 ((uint32_t)0x00000100) /*!<Bit 3 */
1100 #define ADC_SQR3_SQ2_4 ((uint32_t)0x00000200) /*!<Bit 4 */
1101 #define ADC_SQR3_SQ3 ((uint32_t)0x00007C00) /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
1102 #define ADC_SQR3_SQ3_0 ((uint32_t)0x00000400) /*!<Bit 0 */
1103 #define ADC_SQR3_SQ3_1 ((uint32_t)0x00000800) /*!<Bit 1 */
1104 #define ADC_SQR3_SQ3_2 ((uint32_t)0x00001000) /*!<Bit 2 */
1105 #define ADC_SQR3_SQ3_3 ((uint32_t)0x00002000) /*!<Bit 3 */
1106 #define ADC_SQR3_SQ3_4 ((uint32_t)0x00004000) /*!<Bit 4 */
1107 #define ADC_SQR3_SQ4 ((uint32_t)0x000F8000) /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
1108 #define ADC_SQR3_SQ4_0 ((uint32_t)0x00008000) /*!<Bit 0 */
1109 #define ADC_SQR3_SQ4_1 ((uint32_t)0x00010000) /*!<Bit 1 */
1110 #define ADC_SQR3_SQ4_2 ((uint32_t)0x00020000) /*!<Bit 2 */
1111 #define ADC_SQR3_SQ4_3 ((uint32_t)0x00040000) /*!<Bit 3 */
1112 #define ADC_SQR3_SQ4_4 ((uint32_t)0x00080000) /*!<Bit 4 */
1113 #define ADC_SQR3_SQ5 ((uint32_t)0x01F00000) /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
1114 #define ADC_SQR3_SQ5_0 ((uint32_t)0x00100000) /*!<Bit 0 */
1115 #define ADC_SQR3_SQ5_1 ((uint32_t)0x00200000) /*!<Bit 1 */
1116 #define ADC_SQR3_SQ5_2 ((uint32_t)0x00400000) /*!<Bit 2 */
1117 #define ADC_SQR3_SQ5_3 ((uint32_t)0x00800000) /*!<Bit 3 */
1118 #define ADC_SQR3_SQ5_4 ((uint32_t)0x01000000) /*!<Bit 4 */
1119 #define ADC_SQR3_SQ6 ((uint32_t)0x3E000000) /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
1120 #define ADC_SQR3_SQ6_0 ((uint32_t)0x02000000) /*!<Bit 0 */
1121 #define ADC_SQR3_SQ6_1 ((uint32_t)0x04000000) /*!<Bit 1 */
1122 #define ADC_SQR3_SQ6_2 ((uint32_t)0x08000000) /*!<Bit 2 */
1123 #define ADC_SQR3_SQ6_3 ((uint32_t)0x10000000) /*!<Bit 3 */
1124 #define ADC_SQR3_SQ6_4 ((uint32_t)0x20000000) /*!<Bit 4 */
1125
1126 /******************* Bit definition for ADC_JSQR register *******************/
1127 #define ADC_JSQR_JSQ1 ((uint32_t)0x0000001F) /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */
1128 #define ADC_JSQR_JSQ1_0 ((uint32_t)0x00000001) /*!<Bit 0 */
1129 #define ADC_JSQR_JSQ1_1 ((uint32_t)0x00000002) /*!<Bit 1 */
1130 #define ADC_JSQR_JSQ1_2 ((uint32_t)0x00000004) /*!<Bit 2 */
1131 #define ADC_JSQR_JSQ1_3 ((uint32_t)0x00000008) /*!<Bit 3 */
1132 #define ADC_JSQR_JSQ1_4 ((uint32_t)0x00000010) /*!<Bit 4 */
1133 #define ADC_JSQR_JSQ2 ((uint32_t)0x000003E0) /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
1134 #define ADC_JSQR_JSQ2_0 ((uint32_t)0x00000020) /*!<Bit 0 */
1135 #define ADC_JSQR_JSQ2_1 ((uint32_t)0x00000040) /*!<Bit 1 */
1136 #define ADC_JSQR_JSQ2_2 ((uint32_t)0x00000080) /*!<Bit 2 */
1137 #define ADC_JSQR_JSQ2_3 ((uint32_t)0x00000100) /*!<Bit 3 */
1138 #define ADC_JSQR_JSQ2_4 ((uint32_t)0x00000200) /*!<Bit 4 */
1139 #define ADC_JSQR_JSQ3 ((uint32_t)0x00007C00) /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
1140 #define ADC_JSQR_JSQ3_0 ((uint32_t)0x00000400) /*!<Bit 0 */
1141 #define ADC_JSQR_JSQ3_1 ((uint32_t)0x00000800) /*!<Bit 1 */
1142 #define ADC_JSQR_JSQ3_2 ((uint32_t)0x00001000) /*!<Bit 2 */
1143 #define ADC_JSQR_JSQ3_3 ((uint32_t)0x00002000) /*!<Bit 3 */
1144 #define ADC_JSQR_JSQ3_4 ((uint32_t)0x00004000) /*!<Bit 4 */
1145 #define ADC_JSQR_JSQ4 ((uint32_t)0x000F8000) /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
1146 #define ADC_JSQR_JSQ4_0 ((uint32_t)0x00008000) /*!<Bit 0 */
1147 #define ADC_JSQR_JSQ4_1 ((uint32_t)0x00010000) /*!<Bit 1 */
1148 #define ADC_JSQR_JSQ4_2 ((uint32_t)0x00020000) /*!<Bit 2 */
1149 #define ADC_JSQR_JSQ4_3 ((uint32_t)0x00040000) /*!<Bit 3 */
1150 #define ADC_JSQR_JSQ4_4 ((uint32_t)0x00080000) /*!<Bit 4 */
1151 #define ADC_JSQR_JL ((uint32_t)0x00300000) /*!<JL[1:0] bits (Injected Sequence length) */
1152 #define ADC_JSQR_JL_0 ((uint32_t)0x00100000) /*!<Bit 0 */
1153 #define ADC_JSQR_JL_1 ((uint32_t)0x00200000) /*!<Bit 1 */
1154
1155 /******************* Bit definition for ADC_JDR1 register *******************/
1156 #define ADC_JDR1_JDATA ((uint32_t)0xFFFF) /*!<Injected data */
1157
1158 /******************* Bit definition for ADC_JDR2 register *******************/
1159 #define ADC_JDR2_JDATA ((uint32_t)0xFFFF) /*!<Injected data */
1160
1161 /******************* Bit definition for ADC_JDR3 register *******************/
1162 #define ADC_JDR3_JDATA ((uint32_t)0xFFFF) /*!<Injected data */
1163
1164 /******************* Bit definition for ADC_JDR4 register *******************/
1165 #define ADC_JDR4_JDATA ((uint32_t)0xFFFF) /*!<Injected data */
1166
1167 /******************** Bit definition for ADC_DR register ********************/
1168 #define ADC_DR_DATA ((uint32_t)0x0000FFFF) /*!<Regular data */
1169 #define ADC_DR_ADC2DATA ((uint32_t)0xFFFF0000) /*!<ADC2 data */
1170
1171 /******************* Bit definition for ADC_CSR register ********************/
1172 #define ADC_CSR_AWD1 ((uint32_t)0x00000001) /*!<ADC1 Analog watchdog flag */
1173 #define ADC_CSR_EOC1 ((uint32_t)0x00000002) /*!<ADC1 End of conversion */
1174 #define ADC_CSR_JEOC1 ((uint32_t)0x00000004) /*!<ADC1 Injected channel end of conversion */
1175 #define ADC_CSR_JSTRT1 ((uint32_t)0x00000008) /*!<ADC1 Injected channel Start flag */
1176 #define ADC_CSR_STRT1 ((uint32_t)0x00000010) /*!<ADC1 Regular channel Start flag */
1177 #define ADC_CSR_DOVR1 ((uint32_t)0x00000020) /*!<ADC1 DMA overrun flag */
1178 #define ADC_CSR_AWD2 ((uint32_t)0x00000100) /*!<ADC2 Analog watchdog flag */
1179 #define ADC_CSR_EOC2 ((uint32_t)0x00000200) /*!<ADC2 End of conversion */
1180 #define ADC_CSR_JEOC2 ((uint32_t)0x00000400) /*!<ADC2 Injected channel end of conversion */
1181 #define ADC_CSR_JSTRT2 ((uint32_t)0x00000800) /*!<ADC2 Injected channel Start flag */
1182 #define ADC_CSR_STRT2 ((uint32_t)0x00001000) /*!<ADC2 Regular channel Start flag */
1183 #define ADC_CSR_DOVR2 ((uint32_t)0x00002000) /*!<ADC2 DMA overrun flag */
1184 #define ADC_CSR_AWD3 ((uint32_t)0x00010000) /*!<ADC3 Analog watchdog flag */
1185 #define ADC_CSR_EOC3 ((uint32_t)0x00020000) /*!<ADC3 End of conversion */
1186 #define ADC_CSR_JEOC3 ((uint32_t)0x00040000) /*!<ADC3 Injected channel end of conversion */
1187 #define ADC_CSR_JSTRT3 ((uint32_t)0x00080000) /*!<ADC3 Injected channel Start flag */
1188 #define ADC_CSR_STRT3 ((uint32_t)0x00100000) /*!<ADC3 Regular channel Start flag */
1189 #define ADC_CSR_DOVR3 ((uint32_t)0x00200000) /*!<ADC3 DMA overrun flag */
1190
1191 /******************* Bit definition for ADC_CCR register ********************/
1192 #define ADC_CCR_MULTI ((uint32_t)0x0000001F) /*!<MULTI[4:0] bits (Multi-ADC mode selection) */
1193 #define ADC_CCR_MULTI_0 ((uint32_t)0x00000001) /*!<Bit 0 */
1194 #define ADC_CCR_MULTI_1 ((uint32_t)0x00000002) /*!<Bit 1 */
1195 #define ADC_CCR_MULTI_2 ((uint32_t)0x00000004) /*!<Bit 2 */
1196 #define ADC_CCR_MULTI_3 ((uint32_t)0x00000008) /*!<Bit 3 */
1197 #define ADC_CCR_MULTI_4 ((uint32_t)0x00000010) /*!<Bit 4 */
1198 #define ADC_CCR_DELAY ((uint32_t)0x00000F00) /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */
1199 #define ADC_CCR_DELAY_0 ((uint32_t)0x00000100) /*!<Bit 0 */
1200 #define ADC_CCR_DELAY_1 ((uint32_t)0x00000200) /*!<Bit 1 */
1201 #define ADC_CCR_DELAY_2 ((uint32_t)0x00000400) /*!<Bit 2 */
1202 #define ADC_CCR_DELAY_3 ((uint32_t)0x00000800) /*!<Bit 3 */
1203 #define ADC_CCR_DDS ((uint32_t)0x00002000) /*!<DMA disable selection (Multi-ADC mode) */
1204 #define ADC_CCR_DMA ((uint32_t)0x0000C000) /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */
1205 #define ADC_CCR_DMA_0 ((uint32_t)0x00004000) /*!<Bit 0 */
1206 #define ADC_CCR_DMA_1 ((uint32_t)0x00008000) /*!<Bit 1 */
1207 #define ADC_CCR_ADCPRE ((uint32_t)0x00030000) /*!<ADCPRE[1:0] bits (ADC prescaler) */
1208 #define ADC_CCR_ADCPRE_0 ((uint32_t)0x00010000) /*!<Bit 0 */
1209 #define ADC_CCR_ADCPRE_1 ((uint32_t)0x00020000) /*!<Bit 1 */
1210 #define ADC_CCR_VBATE ((uint32_t)0x00400000) /*!<VBAT Enable */
1211 #define ADC_CCR_TSVREFE ((uint32_t)0x00800000) /*!<Temperature Sensor and VREFINT Enable */
1212
1213 /******************* Bit definition for ADC_CDR register ********************/
1214 #define ADC_CDR_DATA1 ((uint32_t)0x0000FFFF) /*!<1st data of a pair of regular conversions */
1215 #define ADC_CDR_DATA2 ((uint32_t)0xFFFF0000) /*!<2nd data of a pair of regular conversions */
1216
1217 /******************************************************************************/
1218 /* */
1219 /* CRC calculation unit */
1220 /* */
1221 /******************************************************************************/
1222 /******************* Bit definition for CRC_DR register *********************/
1223 #define CRC_DR_DR ((uint32_t)0xFFFFFFFF) /*!< Data register bits */
1224
1225
1226 /******************* Bit definition for CRC_IDR register ********************/
1227 #define CRC_IDR_IDR ((uint32_t)0xFF) /*!< General-purpose 8-bit data register bits */
1228
1229
1230 /******************** Bit definition for CRC_CR register ********************/
1231 #define CRC_CR_RESET ((uint32_t)0x01) /*!< RESET bit */
1232
1233 /******************************************************************************/
1234 /* */
1235 /* Debug MCU */
1236 /* */
1237 /******************************************************************************/
1238
1239 /******************************************************************************/
1240 /* */
1241 /* DMA Controller */
1242 /* */
1243 /******************************************************************************/
1244 /******************** Bits definition for DMA_SxCR register *****************/
1245 #define DMA_SxCR_CHSEL ((uint32_t)0x0E000000)
1246 #define DMA_SxCR_CHSEL_0 ((uint32_t)0x02000000)
1247 #define DMA_SxCR_CHSEL_1 ((uint32_t)0x04000000)
1248 #define DMA_SxCR_CHSEL_2 ((uint32_t)0x08000000)
1249 #define DMA_SxCR_MBURST ((uint32_t)0x01800000)
1250 #define DMA_SxCR_MBURST_0 ((uint32_t)0x00800000)
1251 #define DMA_SxCR_MBURST_1 ((uint32_t)0x01000000)
1252 #define DMA_SxCR_PBURST ((uint32_t)0x00600000)
1253 #define DMA_SxCR_PBURST_0 ((uint32_t)0x00200000)
1254 #define DMA_SxCR_PBURST_1 ((uint32_t)0x00400000)
1255 #define DMA_SxCR_ACK ((uint32_t)0x00100000)
1256 #define DMA_SxCR_CT ((uint32_t)0x00080000)
1257 #define DMA_SxCR_DBM ((uint32_t)0x00040000)
1258 #define DMA_SxCR_PL ((uint32_t)0x00030000)
1259 #define DMA_SxCR_PL_0 ((uint32_t)0x00010000)
1260 #define DMA_SxCR_PL_1 ((uint32_t)0x00020000)
1261 #define DMA_SxCR_PINCOS ((uint32_t)0x00008000)
1262 #define DMA_SxCR_MSIZE ((uint32_t)0x00006000)
1263 #define DMA_SxCR_MSIZE_0 ((uint32_t)0x00002000)
1264 #define DMA_SxCR_MSIZE_1 ((uint32_t)0x00004000)
1265 #define DMA_SxCR_PSIZE ((uint32_t)0x00001800)
1266 #define DMA_SxCR_PSIZE_0 ((uint32_t)0x00000800)
1267 #define DMA_SxCR_PSIZE_1 ((uint32_t)0x00001000)
1268 #define DMA_SxCR_MINC ((uint32_t)0x00000400)
1269 #define DMA_SxCR_PINC ((uint32_t)0x00000200)
1270 #define DMA_SxCR_CIRC ((uint32_t)0x00000100)
1271 #define DMA_SxCR_DIR ((uint32_t)0x000000C0)
1272 #define DMA_SxCR_DIR_0 ((uint32_t)0x00000040)
1273 #define DMA_SxCR_DIR_1 ((uint32_t)0x00000080)
1274 #define DMA_SxCR_PFCTRL ((uint32_t)0x00000020)
1275 #define DMA_SxCR_TCIE ((uint32_t)0x00000010)
1276 #define DMA_SxCR_HTIE ((uint32_t)0x00000008)
1277 #define DMA_SxCR_TEIE ((uint32_t)0x00000004)
1278 #define DMA_SxCR_DMEIE ((uint32_t)0x00000002)
1279 #define DMA_SxCR_EN ((uint32_t)0x00000001)
1280
1281 /******************** Bits definition for DMA_SxCNDTR register **************/
1282 #define DMA_SxNDT ((uint32_t)0x0000FFFF)
1283 #define DMA_SxNDT_0 ((uint32_t)0x00000001)
1284 #define DMA_SxNDT_1 ((uint32_t)0x00000002)
1285 #define DMA_SxNDT_2 ((uint32_t)0x00000004)
1286 #define DMA_SxNDT_3 ((uint32_t)0x00000008)
1287 #define DMA_SxNDT_4 ((uint32_t)0x00000010)
1288 #define DMA_SxNDT_5 ((uint32_t)0x00000020)
1289 #define DMA_SxNDT_6 ((uint32_t)0x00000040)
1290 #define DMA_SxNDT_7 ((uint32_t)0x00000080)
1291 #define DMA_SxNDT_8 ((uint32_t)0x00000100)
1292 #define DMA_SxNDT_9 ((uint32_t)0x00000200)
1293 #define DMA_SxNDT_10 ((uint32_t)0x00000400)
1294 #define DMA_SxNDT_11 ((uint32_t)0x00000800)
1295 #define DMA_SxNDT_12 ((uint32_t)0x00001000)
1296 #define DMA_SxNDT_13 ((uint32_t)0x00002000)
1297 #define DMA_SxNDT_14 ((uint32_t)0x00004000)
1298 #define DMA_SxNDT_15 ((uint32_t)0x00008000)
1299
1300 /******************** Bits definition for DMA_SxFCR register ****************/
1301 #define DMA_SxFCR_FEIE ((uint32_t)0x00000080)
1302 #define DMA_SxFCR_FS ((uint32_t)0x00000038)
1303 #define DMA_SxFCR_FS_0 ((uint32_t)0x00000008)
1304 #define DMA_SxFCR_FS_1 ((uint32_t)0x00000010)
1305 #define DMA_SxFCR_FS_2 ((uint32_t)0x00000020)
1306 #define DMA_SxFCR_DMDIS ((uint32_t)0x00000004)
1307 #define DMA_SxFCR_FTH ((uint32_t)0x00000003)
1308 #define DMA_SxFCR_FTH_0 ((uint32_t)0x00000001)
1309 #define DMA_SxFCR_FTH_1 ((uint32_t)0x00000002)
1310
1311 /******************** Bits definition for DMA_LISR register *****************/
1312 #define DMA_LISR_TCIF3 ((uint32_t)0x08000000)
1313 #define DMA_LISR_HTIF3 ((uint32_t)0x04000000)
1314 #define DMA_LISR_TEIF3 ((uint32_t)0x02000000)
1315 #define DMA_LISR_DMEIF3 ((uint32_t)0x01000000)
1316 #define DMA_LISR_FEIF3 ((uint32_t)0x00400000)
1317 #define DMA_LISR_TCIF2 ((uint32_t)0x00200000)
1318 #define DMA_LISR_HTIF2 ((uint32_t)0x00100000)
1319 #define DMA_LISR_TEIF2 ((uint32_t)0x00080000)
1320 #define DMA_LISR_DMEIF2 ((uint32_t)0x00040000)
1321 #define DMA_LISR_FEIF2 ((uint32_t)0x00010000)
1322 #define DMA_LISR_TCIF1 ((uint32_t)0x00000800)
1323 #define DMA_LISR_HTIF1 ((uint32_t)0x00000400)
1324 #define DMA_LISR_TEIF1 ((uint32_t)0x00000200)
1325 #define DMA_LISR_DMEIF1 ((uint32_t)0x00000100)
1326 #define DMA_LISR_FEIF1 ((uint32_t)0x00000040)
1327 #define DMA_LISR_TCIF0 ((uint32_t)0x00000020)
1328 #define DMA_LISR_HTIF0 ((uint32_t)0x00000010)
1329 #define DMA_LISR_TEIF0 ((uint32_t)0x00000008)
1330 #define DMA_LISR_DMEIF0 ((uint32_t)0x00000004)
1331 #define DMA_LISR_FEIF0 ((uint32_t)0x00000001)
1332
1333 /******************** Bits definition for DMA_HISR register *****************/
1334 #define DMA_HISR_TCIF7 ((uint32_t)0x08000000)
1335 #define DMA_HISR_HTIF7 ((uint32_t)0x04000000)
1336 #define DMA_HISR_TEIF7 ((uint32_t)0x02000000)
1337 #define DMA_HISR_DMEIF7 ((uint32_t)0x01000000)
1338 #define DMA_HISR_FEIF7 ((uint32_t)0x00400000)
1339 #define DMA_HISR_TCIF6 ((uint32_t)0x00200000)
1340 #define DMA_HISR_HTIF6 ((uint32_t)0x00100000)
1341 #define DMA_HISR_TEIF6 ((uint32_t)0x00080000)
1342 #define DMA_HISR_DMEIF6 ((uint32_t)0x00040000)
1343 #define DMA_HISR_FEIF6 ((uint32_t)0x00010000)
1344 #define DMA_HISR_TCIF5 ((uint32_t)0x00000800)
1345 #define DMA_HISR_HTIF5 ((uint32_t)0x00000400)
1346 #define DMA_HISR_TEIF5 ((uint32_t)0x00000200)
1347 #define DMA_HISR_DMEIF5 ((uint32_t)0x00000100)
1348 #define DMA_HISR_FEIF5 ((uint32_t)0x00000040)
1349 #define DMA_HISR_TCIF4 ((uint32_t)0x00000020)
1350 #define DMA_HISR_HTIF4 ((uint32_t)0x00000010)
1351 #define DMA_HISR_TEIF4 ((uint32_t)0x00000008)
1352 #define DMA_HISR_DMEIF4 ((uint32_t)0x00000004)
1353 #define DMA_HISR_FEIF4 ((uint32_t)0x00000001)
1354
1355 /******************** Bits definition for DMA_LIFCR register ****************/
1356 #define DMA_LIFCR_CTCIF3 ((uint32_t)0x08000000)
1357 #define DMA_LIFCR_CHTIF3 ((uint32_t)0x04000000)
1358 #define DMA_LIFCR_CTEIF3 ((uint32_t)0x02000000)
1359 #define DMA_LIFCR_CDMEIF3 ((uint32_t)0x01000000)
1360 #define DMA_LIFCR_CFEIF3 ((uint32_t)0x00400000)
1361 #define DMA_LIFCR_CTCIF2 ((uint32_t)0x00200000)
1362 #define DMA_LIFCR_CHTIF2 ((uint32_t)0x00100000)
1363 #define DMA_LIFCR_CTEIF2 ((uint32_t)0x00080000)
1364 #define DMA_LIFCR_CDMEIF2 ((uint32_t)0x00040000)
1365 #define DMA_LIFCR_CFEIF2 ((uint32_t)0x00010000)
1366 #define DMA_LIFCR_CTCIF1 ((uint32_t)0x00000800)
1367 #define DMA_LIFCR_CHTIF1 ((uint32_t)0x00000400)
1368 #define DMA_LIFCR_CTEIF1 ((uint32_t)0x00000200)
1369 #define DMA_LIFCR_CDMEIF1 ((uint32_t)0x00000100)
1370 #define DMA_LIFCR_CFEIF1 ((uint32_t)0x00000040)
1371 #define DMA_LIFCR_CTCIF0 ((uint32_t)0x00000020)
1372 #define DMA_LIFCR_CHTIF0 ((uint32_t)0x00000010)
1373 #define DMA_LIFCR_CTEIF0 ((uint32_t)0x00000008)
1374 #define DMA_LIFCR_CDMEIF0 ((uint32_t)0x00000004)
1375 #define DMA_LIFCR_CFEIF0 ((uint32_t)0x00000001)
1376
1377 /******************** Bits definition for DMA_HIFCR register ****************/
1378 #define DMA_HIFCR_CTCIF7 ((uint32_t)0x08000000)
1379 #define DMA_HIFCR_CHTIF7 ((uint32_t)0x04000000)
1380 #define DMA_HIFCR_CTEIF7 ((uint32_t)0x02000000)
1381 #define DMA_HIFCR_CDMEIF7 ((uint32_t)0x01000000)
1382 #define DMA_HIFCR_CFEIF7 ((uint32_t)0x00400000)
1383 #define DMA_HIFCR_CTCIF6 ((uint32_t)0x00200000)
1384 #define DMA_HIFCR_CHTIF6 ((uint32_t)0x00100000)
1385 #define DMA_HIFCR_CTEIF6 ((uint32_t)0x00080000)
1386 #define DMA_HIFCR_CDMEIF6 ((uint32_t)0x00040000)
1387 #define DMA_HIFCR_CFEIF6 ((uint32_t)0x00010000)
1388 #define DMA_HIFCR_CTCIF5 ((uint32_t)0x00000800)
1389 #define DMA_HIFCR_CHTIF5 ((uint32_t)0x00000400)
1390 #define DMA_HIFCR_CTEIF5 ((uint32_t)0x00000200)
1391 #define DMA_HIFCR_CDMEIF5 ((uint32_t)0x00000100)
1392 #define DMA_HIFCR_CFEIF5 ((uint32_t)0x00000040)
1393 #define DMA_HIFCR_CTCIF4 ((uint32_t)0x00000020)
1394 #define DMA_HIFCR_CHTIF4 ((uint32_t)0x00000010)
1395 #define DMA_HIFCR_CTEIF4 ((uint32_t)0x00000008)
1396 #define DMA_HIFCR_CDMEIF4 ((uint32_t)0x00000004)
1397 #define DMA_HIFCR_CFEIF4 ((uint32_t)0x00000001)
1398
1399
1400 /******************************************************************************/
1401 /* */
1402 /* External Interrupt/Event Controller */
1403 /* */
1404 /******************************************************************************/
1405 /******************* Bit definition for EXTI_IMR register *******************/
1406 #define EXTI_IMR_MR0 ((uint32_t)0x00000001) /*!< Interrupt Mask on line 0 */
1407 #define EXTI_IMR_MR1 ((uint32_t)0x00000002) /*!< Interrupt Mask on line 1 */
1408 #define EXTI_IMR_MR2 ((uint32_t)0x00000004) /*!< Interrupt Mask on line 2 */
1409 #define EXTI_IMR_MR3 ((uint32_t)0x00000008) /*!< Interrupt Mask on line 3 */
1410 #define EXTI_IMR_MR4 ((uint32_t)0x00000010) /*!< Interrupt Mask on line 4 */
1411 #define EXTI_IMR_MR5 ((uint32_t)0x00000020) /*!< Interrupt Mask on line 5 */
1412 #define EXTI_IMR_MR6 ((uint32_t)0x00000040) /*!< Interrupt Mask on line 6 */
1413 #define EXTI_IMR_MR7 ((uint32_t)0x00000080) /*!< Interrupt Mask on line 7 */
1414 #define EXTI_IMR_MR8 ((uint32_t)0x00000100) /*!< Interrupt Mask on line 8 */
1415 #define EXTI_IMR_MR9 ((uint32_t)0x00000200) /*!< Interrupt Mask on line 9 */
1416 #define EXTI_IMR_MR10 ((uint32_t)0x00000400) /*!< Interrupt Mask on line 10 */
1417 #define EXTI_IMR_MR11 ((uint32_t)0x00000800) /*!< Interrupt Mask on line 11 */
1418 #define EXTI_IMR_MR12 ((uint32_t)0x00001000) /*!< Interrupt Mask on line 12 */
1419 #define EXTI_IMR_MR13 ((uint32_t)0x00002000) /*!< Interrupt Mask on line 13 */
1420 #define EXTI_IMR_MR14 ((uint32_t)0x00004000) /*!< Interrupt Mask on line 14 */
1421 #define EXTI_IMR_MR15 ((uint32_t)0x00008000) /*!< Interrupt Mask on line 15 */
1422 #define EXTI_IMR_MR16 ((uint32_t)0x00010000) /*!< Interrupt Mask on line 16 */
1423 #define EXTI_IMR_MR17 ((uint32_t)0x00020000) /*!< Interrupt Mask on line 17 */
1424 #define EXTI_IMR_MR18 ((uint32_t)0x00040000) /*!< Interrupt Mask on line 18 */
1425 #define EXTI_IMR_MR19 ((uint32_t)0x00080000) /*!< Interrupt Mask on line 19 */
1426
1427 /******************* Bit definition for EXTI_EMR register *******************/
1428 #define EXTI_EMR_MR0 ((uint32_t)0x00000001) /*!< Event Mask on line 0 */
1429 #define EXTI_EMR_MR1 ((uint32_t)0x00000002) /*!< Event Mask on line 1 */
1430 #define EXTI_EMR_MR2 ((uint32_t)0x00000004) /*!< Event Mask on line 2 */
1431 #define EXTI_EMR_MR3 ((uint32_t)0x00000008) /*!< Event Mask on line 3 */
1432 #define EXTI_EMR_MR4 ((uint32_t)0x00000010) /*!< Event Mask on line 4 */
1433 #define EXTI_EMR_MR5 ((uint32_t)0x00000020) /*!< Event Mask on line 5 */
1434 #define EXTI_EMR_MR6 ((uint32_t)0x00000040) /*!< Event Mask on line 6 */
1435 #define EXTI_EMR_MR7 ((uint32_t)0x00000080) /*!< Event Mask on line 7 */
1436 #define EXTI_EMR_MR8 ((uint32_t)0x00000100) /*!< Event Mask on line 8 */
1437 #define EXTI_EMR_MR9 ((uint32_t)0x00000200) /*!< Event Mask on line 9 */
1438 #define EXTI_EMR_MR10 ((uint32_t)0x00000400) /*!< Event Mask on line 10 */
1439 #define EXTI_EMR_MR11 ((uint32_t)0x00000800) /*!< Event Mask on line 11 */
1440 #define EXTI_EMR_MR12 ((uint32_t)0x00001000) /*!< Event Mask on line 12 */
1441 #define EXTI_EMR_MR13 ((uint32_t)0x00002000) /*!< Event Mask on line 13 */
1442 #define EXTI_EMR_MR14 ((uint32_t)0x00004000) /*!< Event Mask on line 14 */
1443 #define EXTI_EMR_MR15 ((uint32_t)0x00008000) /*!< Event Mask on line 15 */
1444 #define EXTI_EMR_MR16 ((uint32_t)0x00010000) /*!< Event Mask on line 16 */
1445 #define EXTI_EMR_MR17 ((uint32_t)0x00020000) /*!< Event Mask on line 17 */
1446 #define EXTI_EMR_MR18 ((uint32_t)0x00040000) /*!< Event Mask on line 18 */
1447 #define EXTI_EMR_MR19 ((uint32_t)0x00080000) /*!< Event Mask on line 19 */
1448
1449 /****************** Bit definition for EXTI_RTSR register *******************/
1450 #define EXTI_RTSR_TR0 ((uint32_t)0x00000001) /*!< Rising trigger event configuration bit of line 0 */
1451 #define EXTI_RTSR_TR1 ((uint32_t)0x00000002) /*!< Rising trigger event configuration bit of line 1 */
1452 #define EXTI_RTSR_TR2 ((uint32_t)0x00000004) /*!< Rising trigger event configuration bit of line 2 */
1453 #define EXTI_RTSR_TR3 ((uint32_t)0x00000008) /*!< Rising trigger event configuration bit of line 3 */
1454 #define EXTI_RTSR_TR4 ((uint32_t)0x00000010) /*!< Rising trigger event configuration bit of line 4 */
1455 #define EXTI_RTSR_TR5 ((uint32_t)0x00000020) /*!< Rising trigger event configuration bit of line 5 */
1456 #define EXTI_RTSR_TR6 ((uint32_t)0x00000040) /*!< Rising trigger event configuration bit of line 6 */
1457 #define EXTI_RTSR_TR7 ((uint32_t)0x00000080) /*!< Rising trigger event configuration bit of line 7 */
1458 #define EXTI_RTSR_TR8 ((uint32_t)0x00000100) /*!< Rising trigger event configuration bit of line 8 */
1459 #define EXTI_RTSR_TR9 ((uint32_t)0x00000200) /*!< Rising trigger event configuration bit of line 9 */
1460 #define EXTI_RTSR_TR10 ((uint32_t)0x00000400) /*!< Rising trigger event configuration bit of line 10 */
1461 #define EXTI_RTSR_TR11 ((uint32_t)0x00000800) /*!< Rising trigger event configuration bit of line 11 */
1462 #define EXTI_RTSR_TR12 ((uint32_t)0x00001000) /*!< Rising trigger event configuration bit of line 12 */
1463 #define EXTI_RTSR_TR13 ((uint32_t)0x00002000) /*!< Rising trigger event configuration bit of line 13 */
1464 #define EXTI_RTSR_TR14 ((uint32_t)0x00004000) /*!< Rising trigger event configuration bit of line 14 */
1465 #define EXTI_RTSR_TR15 ((uint32_t)0x00008000) /*!< Rising trigger event configuration bit of line 15 */
1466 #define EXTI_RTSR_TR16 ((uint32_t)0x00010000) /*!< Rising trigger event configuration bit of line 16 */
1467 #define EXTI_RTSR_TR17 ((uint32_t)0x00020000) /*!< Rising trigger event configuration bit of line 17 */
1468 #define EXTI_RTSR_TR18 ((uint32_t)0x00040000) /*!< Rising trigger event configuration bit of line 18 */
1469 #define EXTI_RTSR_TR19 ((uint32_t)0x00080000) /*!< Rising trigger event configuration bit of line 19 */
1470
1471 /****************** Bit definition for EXTI_FTSR register *******************/
1472 #define EXTI_FTSR_TR0 ((uint32_t)0x00000001) /*!< Falling trigger event configuration bit of line 0 */
1473 #define EXTI_FTSR_TR1 ((uint32_t)0x00000002) /*!< Falling trigger event configuration bit of line 1 */
1474 #define EXTI_FTSR_TR2 ((uint32_t)0x00000004) /*!< Falling trigger event configuration bit of line 2 */
1475 #define EXTI_FTSR_TR3 ((uint32_t)0x00000008) /*!< Falling trigger event configuration bit of line 3 */
1476 #define EXTI_FTSR_TR4 ((uint32_t)0x00000010) /*!< Falling trigger event configuration bit of line 4 */
1477 #define EXTI_FTSR_TR5 ((uint32_t)0x00000020) /*!< Falling trigger event configuration bit of line 5 */
1478 #define EXTI_FTSR_TR6 ((uint32_t)0x00000040) /*!< Falling trigger event configuration bit of line 6 */
1479 #define EXTI_FTSR_TR7 ((uint32_t)0x00000080) /*!< Falling trigger event configuration bit of line 7 */
1480 #define EXTI_FTSR_TR8 ((uint32_t)0x00000100) /*!< Falling trigger event configuration bit of line 8 */
1481 #define EXTI_FTSR_TR9 ((uint32_t)0x00000200) /*!< Falling trigger event configuration bit of line 9 */
1482 #define EXTI_FTSR_TR10 ((uint32_t)0x00000400) /*!< Falling trigger event configuration bit of line 10 */
1483 #define EXTI_FTSR_TR11 ((uint32_t)0x00000800) /*!< Falling trigger event configuration bit of line 11 */
1484 #define EXTI_FTSR_TR12 ((uint32_t)0x00001000) /*!< Falling trigger event configuration bit of line 12 */
1485 #define EXTI_FTSR_TR13 ((uint32_t)0x00002000) /*!< Falling trigger event configuration bit of line 13 */
1486 #define EXTI_FTSR_TR14 ((uint32_t)0x00004000) /*!< Falling trigger event configuration bit of line 14 */
1487 #define EXTI_FTSR_TR15 ((uint32_t)0x00008000) /*!< Falling trigger event configuration bit of line 15 */
1488 #define EXTI_FTSR_TR16 ((uint32_t)0x00010000) /*!< Falling trigger event configuration bit of line 16 */
1489 #define EXTI_FTSR_TR17 ((uint32_t)0x00020000) /*!< Falling trigger event configuration bit of line 17 */
1490 #define EXTI_FTSR_TR18 ((uint32_t)0x00040000) /*!< Falling trigger event configuration bit of line 18 */
1491 #define EXTI_FTSR_TR19 ((uint32_t)0x00080000) /*!< Falling trigger event configuration bit of line 19 */
1492
1493 /****************** Bit definition for EXTI_SWIER register ******************/
1494 #define EXTI_SWIER_SWIER0 ((uint32_t)0x00000001) /*!< Software Interrupt on line 0 */
1495 #define EXTI_SWIER_SWIER1 ((uint32_t)0x00000002) /*!< Software Interrupt on line 1 */
1496 #define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004) /*!< Software Interrupt on line 2 */
1497 #define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008) /*!< Software Interrupt on line 3 */
1498 #define EXTI_SWIER_SWIER4 ((uint32_t)0x00000010) /*!< Software Interrupt on line 4 */
1499 #define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020) /*!< Software Interrupt on line 5 */
1500 #define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040) /*!< Software Interrupt on line 6 */
1501 #define EXTI_SWIER_SWIER7 ((uint32_t)0x00000080) /*!< Software Interrupt on line 7 */
1502 #define EXTI_SWIER_SWIER8 ((uint32_t)0x00000100) /*!< Software Interrupt on line 8 */
1503 #define EXTI_SWIER_SWIER9 ((uint32_t)0x00000200) /*!< Software Interrupt on line 9 */
1504 #define EXTI_SWIER_SWIER10 ((uint32_t)0x00000400) /*!< Software Interrupt on line 10 */
1505 #define EXTI_SWIER_SWIER11 ((uint32_t)0x00000800) /*!< Software Interrupt on line 11 */
1506 #define EXTI_SWIER_SWIER12 ((uint32_t)0x00001000) /*!< Software Interrupt on line 12 */
1507 #define EXTI_SWIER_SWIER13 ((uint32_t)0x00002000) /*!< Software Interrupt on line 13 */
1508 #define EXTI_SWIER_SWIER14 ((uint32_t)0x00004000) /*!< Software Interrupt on line 14 */
1509 #define EXTI_SWIER_SWIER15 ((uint32_t)0x00008000) /*!< Software Interrupt on line 15 */
1510 #define EXTI_SWIER_SWIER16 ((uint32_t)0x00010000) /*!< Software Interrupt on line 16 */
1511 #define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000) /*!< Software Interrupt on line 17 */
1512 #define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000) /*!< Software Interrupt on line 18 */
1513 #define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000) /*!< Software Interrupt on line 19 */
1514
1515 /******************* Bit definition for EXTI_PR register ********************/
1516 #define EXTI_PR_PR0 ((uint32_t)0x00000001) /*!< Pending bit for line 0 */
1517 #define EXTI_PR_PR1 ((uint32_t)0x00000002) /*!< Pending bit for line 1 */
1518 #define EXTI_PR_PR2 ((uint32_t)0x00000004) /*!< Pending bit for line 2 */
1519 #define EXTI_PR_PR3 ((uint32_t)0x00000008) /*!< Pending bit for line 3 */
1520 #define EXTI_PR_PR4 ((uint32_t)0x00000010) /*!< Pending bit for line 4 */
1521 #define EXTI_PR_PR5 ((uint32_t)0x00000020) /*!< Pending bit for line 5 */
1522 #define EXTI_PR_PR6 ((uint32_t)0x00000040) /*!< Pending bit for line 6 */
1523 #define EXTI_PR_PR7 ((uint32_t)0x00000080) /*!< Pending bit for line 7 */
1524 #define EXTI_PR_PR8 ((uint32_t)0x00000100) /*!< Pending bit for line 8 */
1525 #define EXTI_PR_PR9 ((uint32_t)0x00000200) /*!< Pending bit for line 9 */
1526 #define EXTI_PR_PR10 ((uint32_t)0x00000400) /*!< Pending bit for line 10 */
1527 #define EXTI_PR_PR11 ((uint32_t)0x00000800) /*!< Pending bit for line 11 */
1528 #define EXTI_PR_PR12 ((uint32_t)0x00001000) /*!< Pending bit for line 12 */
1529 #define EXTI_PR_PR13 ((uint32_t)0x00002000) /*!< Pending bit for line 13 */
1530 #define EXTI_PR_PR14 ((uint32_t)0x00004000) /*!< Pending bit for line 14 */
1531 #define EXTI_PR_PR15 ((uint32_t)0x00008000) /*!< Pending bit for line 15 */
1532 #define EXTI_PR_PR16 ((uint32_t)0x00010000) /*!< Pending bit for line 16 */
1533 #define EXTI_PR_PR17 ((uint32_t)0x00020000) /*!< Pending bit for line 17 */
1534 #define EXTI_PR_PR18 ((uint32_t)0x00040000) /*!< Pending bit for line 18 */
1535 #define EXTI_PR_PR19 ((uint32_t)0x00080000) /*!< Pending bit for line 19 */
1536
1537 /******************************************************************************/
1538 /* */
1539 /* FLASH */
1540 /* */
1541 /******************************************************************************/
1542 /******************* Bits definition for FLASH_ACR register *****************/
1543 #define FLASH_ACR_LATENCY ((uint32_t)0x0000000F)
1544 #define FLASH_ACR_LATENCY_0WS ((uint32_t)0x00000000)
1545 #define FLASH_ACR_LATENCY_1WS ((uint32_t)0x00000001)
1546 #define FLASH_ACR_LATENCY_2WS ((uint32_t)0x00000002)
1547 #define FLASH_ACR_LATENCY_3WS ((uint32_t)0x00000003)
1548 #define FLASH_ACR_LATENCY_4WS ((uint32_t)0x00000004)
1549 #define FLASH_ACR_LATENCY_5WS ((uint32_t)0x00000005)
1550 #define FLASH_ACR_LATENCY_6WS ((uint32_t)0x00000006)
1551 #define FLASH_ACR_LATENCY_7WS ((uint32_t)0x00000007)
1552
1553 #define FLASH_ACR_PRFTEN ((uint32_t)0x00000100)
1554 #define FLASH_ACR_ICEN ((uint32_t)0x00000200)
1555 #define FLASH_ACR_DCEN ((uint32_t)0x00000400)
1556 #define FLASH_ACR_ICRST ((uint32_t)0x00000800)
1557 #define FLASH_ACR_DCRST ((uint32_t)0x00001000)
1558 #define FLASH_ACR_BYTE0_ADDRESS ((uint32_t)0x40023C00)
1559 #define FLASH_ACR_BYTE2_ADDRESS ((uint32_t)0x40023C03)
1560
1561 /******************* Bits definition for FLASH_SR register ******************/
1562 #define FLASH_SR_EOP ((uint32_t)0x00000001)
1563 #define FLASH_SR_SOP ((uint32_t)0x00000002)
1564 #define FLASH_SR_WRPERR ((uint32_t)0x00000010)
1565 #define FLASH_SR_PGAERR ((uint32_t)0x00000020)
1566 #define FLASH_SR_PGPERR ((uint32_t)0x00000040)
1567 #define FLASH_SR_PGSERR ((uint32_t)0x00000080)
1568 #define FLASH_SR_BSY ((uint32_t)0x00010000)
1569
1570 /******************* Bits definition for FLASH_CR register ******************/
1571 #define FLASH_CR_PG ((uint32_t)0x00000001)
1572 #define FLASH_CR_SER ((uint32_t)0x00000002)
1573 #define FLASH_CR_MER ((uint32_t)0x00000004)
1574 #define FLASH_CR_SNB ((uint32_t)0x000000F8)
1575 #define FLASH_CR_SNB_0 ((uint32_t)0x00000008)
1576 #define FLASH_CR_SNB_1 ((uint32_t)0x00000010)
1577 #define FLASH_CR_SNB_2 ((uint32_t)0x00000020)
1578 #define FLASH_CR_SNB_3 ((uint32_t)0x00000040)
1579 #define FLASH_CR_SNB_4 ((uint32_t)0x00000080)
1580 #define FLASH_CR_PSIZE ((uint32_t)0x00000300)
1581 #define FLASH_CR_PSIZE_0 ((uint32_t)0x00000100)
1582 #define FLASH_CR_PSIZE_1 ((uint32_t)0x00000200)
1583 #define FLASH_CR_STRT ((uint32_t)0x00010000)
1584 #define FLASH_CR_EOPIE ((uint32_t)0x01000000)
1585 #define FLASH_CR_LOCK ((uint32_t)0x80000000)
1586
1587 /******************* Bits definition for FLASH_OPTCR register ***************/
1588 #define FLASH_OPTCR_OPTLOCK ((uint32_t)0x00000001)
1589 #define FLASH_OPTCR_OPTSTRT ((uint32_t)0x00000002)
1590 #define FLASH_OPTCR_BOR_LEV_0 ((uint32_t)0x00000004)
1591 #define FLASH_OPTCR_BOR_LEV_1 ((uint32_t)0x00000008)
1592 #define FLASH_OPTCR_BOR_LEV ((uint32_t)0x0000000C)
1593
1594 #define FLASH_OPTCR_WDG_SW ((uint32_t)0x00000020)
1595 #define FLASH_OPTCR_nRST_STOP ((uint32_t)0x00000040)
1596 #define FLASH_OPTCR_nRST_STDBY ((uint32_t)0x00000080)
1597 #define FLASH_OPTCR_RDP ((uint32_t)0x0000FF00)
1598 #define FLASH_OPTCR_RDP_0 ((uint32_t)0x00000100)
1599 #define FLASH_OPTCR_RDP_1 ((uint32_t)0x00000200)
1600 #define FLASH_OPTCR_RDP_2 ((uint32_t)0x00000400)
1601 #define FLASH_OPTCR_RDP_3 ((uint32_t)0x00000800)
1602 #define FLASH_OPTCR_RDP_4 ((uint32_t)0x00001000)
1603 #define FLASH_OPTCR_RDP_5 ((uint32_t)0x00002000)
1604 #define FLASH_OPTCR_RDP_6 ((uint32_t)0x00004000)
1605 #define FLASH_OPTCR_RDP_7 ((uint32_t)0x00008000)
1606 #define FLASH_OPTCR_nWRP ((uint32_t)0x0FFF0000)
1607 #define FLASH_OPTCR_nWRP_0 ((uint32_t)0x00010000)
1608 #define FLASH_OPTCR_nWRP_1 ((uint32_t)0x00020000)
1609 #define FLASH_OPTCR_nWRP_2 ((uint32_t)0x00040000)
1610 #define FLASH_OPTCR_nWRP_3 ((uint32_t)0x00080000)
1611 #define FLASH_OPTCR_nWRP_4 ((uint32_t)0x00100000)
1612 #define FLASH_OPTCR_nWRP_5 ((uint32_t)0x00200000)
1613 #define FLASH_OPTCR_nWRP_6 ((uint32_t)0x00400000)
1614 #define FLASH_OPTCR_nWRP_7 ((uint32_t)0x00800000)
1615 #define FLASH_OPTCR_nWRP_8 ((uint32_t)0x01000000)
1616 #define FLASH_OPTCR_nWRP_9 ((uint32_t)0x02000000)
1617 #define FLASH_OPTCR_nWRP_10 ((uint32_t)0x04000000)
1618 #define FLASH_OPTCR_nWRP_11 ((uint32_t)0x08000000)
1619
1620 /****************** Bits definition for FLASH_OPTCR1 register ***************/
1621 #define FLASH_OPTCR1_nWRP ((uint32_t)0x0FFF0000)
1622 #define FLASH_OPTCR1_nWRP_0 ((uint32_t)0x00010000)
1623 #define FLASH_OPTCR1_nWRP_1 ((uint32_t)0x00020000)
1624 #define FLASH_OPTCR1_nWRP_2 ((uint32_t)0x00040000)
1625 #define FLASH_OPTCR1_nWRP_3 ((uint32_t)0x00080000)
1626 #define FLASH_OPTCR1_nWRP_4 ((uint32_t)0x00100000)
1627 #define FLASH_OPTCR1_nWRP_5 ((uint32_t)0x00200000)
1628 #define FLASH_OPTCR1_nWRP_6 ((uint32_t)0x00400000)
1629 #define FLASH_OPTCR1_nWRP_7 ((uint32_t)0x00800000)
1630 #define FLASH_OPTCR1_nWRP_8 ((uint32_t)0x01000000)
1631 #define FLASH_OPTCR1_nWRP_9 ((uint32_t)0x02000000)
1632 #define FLASH_OPTCR1_nWRP_10 ((uint32_t)0x04000000)
1633 #define FLASH_OPTCR1_nWRP_11 ((uint32_t)0x08000000)
1634
1635 /******************************************************************************/
1636 /* */
1637 /* General Purpose I/O */
1638 /* */
1639 /******************************************************************************/
1640 /****************** Bits definition for GPIO_MODER register *****************/
1641 #define GPIO_MODER_MODER0 ((uint32_t)0x00000003)
1642 #define GPIO_MODER_MODER0_0 ((uint32_t)0x00000001)
1643 #define GPIO_MODER_MODER0_1 ((uint32_t)0x00000002)
1644
1645 #define GPIO_MODER_MODER1 ((uint32_t)0x0000000C)
1646 #define GPIO_MODER_MODER1_0 ((uint32_t)0x00000004)
1647 #define GPIO_MODER_MODER1_1 ((uint32_t)0x00000008)
1648
1649 #define GPIO_MODER_MODER2 ((uint32_t)0x00000030)
1650 #define GPIO_MODER_MODER2_0 ((uint32_t)0x00000010)
1651 #define GPIO_MODER_MODER2_1 ((uint32_t)0x00000020)
1652
1653 #define GPIO_MODER_MODER3 ((uint32_t)0x000000C0)
1654 #define GPIO_MODER_MODER3_0 ((uint32_t)0x00000040)
1655 #define GPIO_MODER_MODER3_1 ((uint32_t)0x00000080)
1656
1657 #define GPIO_MODER_MODER4 ((uint32_t)0x00000300)
1658 #define GPIO_MODER_MODER4_0 ((uint32_t)0x00000100)
1659 #define GPIO_MODER_MODER4_1 ((uint32_t)0x00000200)
1660
1661 #define GPIO_MODER_MODER5 ((uint32_t)0x00000C00)
1662 #define GPIO_MODER_MODER5_0 ((uint32_t)0x00000400)
1663 #define GPIO_MODER_MODER5_1 ((uint32_t)0x00000800)
1664
1665 #define GPIO_MODER_MODER6 ((uint32_t)0x00003000)
1666 #define GPIO_MODER_MODER6_0 ((uint32_t)0x00001000)
1667 #define GPIO_MODER_MODER6_1 ((uint32_t)0x00002000)
1668
1669 #define GPIO_MODER_MODER7 ((uint32_t)0x0000C000)
1670 #define GPIO_MODER_MODER7_0 ((uint32_t)0x00004000)
1671 #define GPIO_MODER_MODER7_1 ((uint32_t)0x00008000)
1672
1673 #define GPIO_MODER_MODER8 ((uint32_t)0x00030000)
1674 #define GPIO_MODER_MODER8_0 ((uint32_t)0x00010000)
1675 #define GPIO_MODER_MODER8_1 ((uint32_t)0x00020000)
1676
1677 #define GPIO_MODER_MODER9 ((uint32_t)0x000C0000)
1678 #define GPIO_MODER_MODER9_0 ((uint32_t)0x00040000)
1679 #define GPIO_MODER_MODER9_1 ((uint32_t)0x00080000)
1680
1681 #define GPIO_MODER_MODER10 ((uint32_t)0x00300000)
1682 #define GPIO_MODER_MODER10_0 ((uint32_t)0x00100000)
1683 #define GPIO_MODER_MODER10_1 ((uint32_t)0x00200000)
1684
1685 #define GPIO_MODER_MODER11 ((uint32_t)0x00C00000)
1686 #define GPIO_MODER_MODER11_0 ((uint32_t)0x00400000)
1687 #define GPIO_MODER_MODER11_1 ((uint32_t)0x00800000)
1688
1689 #define GPIO_MODER_MODER12 ((uint32_t)0x03000000)
1690 #define GPIO_MODER_MODER12_0 ((uint32_t)0x01000000)
1691 #define GPIO_MODER_MODER12_1 ((uint32_t)0x02000000)
1692
1693 #define GPIO_MODER_MODER13 ((uint32_t)0x0C000000)
1694 #define GPIO_MODER_MODER13_0 ((uint32_t)0x04000000)
1695 #define GPIO_MODER_MODER13_1 ((uint32_t)0x08000000)
1696
1697 #define GPIO_MODER_MODER14 ((uint32_t)0x30000000)
1698 #define GPIO_MODER_MODER14_0 ((uint32_t)0x10000000)
1699 #define GPIO_MODER_MODER14_1 ((uint32_t)0x20000000)
1700
1701 #define GPIO_MODER_MODER15 ((uint32_t)0xC0000000)
1702 #define GPIO_MODER_MODER15_0 ((uint32_t)0x40000000)
1703 #define GPIO_MODER_MODER15_1 ((uint32_t)0x80000000)
1704
1705 /****************** Bits definition for GPIO_OTYPER register ****************/
1706 #define GPIO_OTYPER_OT_0 ((uint32_t)0x00000001)
1707 #define GPIO_OTYPER_OT_1 ((uint32_t)0x00000002)
1708 #define GPIO_OTYPER_OT_2 ((uint32_t)0x00000004)
1709 #define GPIO_OTYPER_OT_3 ((uint32_t)0x00000008)
1710 #define GPIO_OTYPER_OT_4 ((uint32_t)0x00000010)
1711 #define GPIO_OTYPER_OT_5 ((uint32_t)0x00000020)
1712 #define GPIO_OTYPER_OT_6 ((uint32_t)0x00000040)
1713 #define GPIO_OTYPER_OT_7 ((uint32_t)0x00000080)
1714 #define GPIO_OTYPER_OT_8 ((uint32_t)0x00000100)
1715 #define GPIO_OTYPER_OT_9 ((uint32_t)0x00000200)
1716 #define GPIO_OTYPER_OT_10 ((uint32_t)0x00000400)
1717 #define GPIO_OTYPER_OT_11 ((uint32_t)0x00000800)
1718 #define GPIO_OTYPER_OT_12 ((uint32_t)0x00001000)
1719 #define GPIO_OTYPER_OT_13 ((uint32_t)0x00002000)
1720 #define GPIO_OTYPER_OT_14 ((uint32_t)0x00004000)
1721 #define GPIO_OTYPER_OT_15 ((uint32_t)0x00008000)
1722
1723 /****************** Bits definition for GPIO_OSPEEDR register ***************/
1724 #define GPIO_OSPEEDER_OSPEEDR0 ((uint32_t)0x00000003)
1725 #define GPIO_OSPEEDER_OSPEEDR0_0 ((uint32_t)0x00000001)
1726 #define GPIO_OSPEEDER_OSPEEDR0_1 ((uint32_t)0x00000002)
1727
1728 #define GPIO_OSPEEDER_OSPEEDR1 ((uint32_t)0x0000000C)
1729 #define GPIO_OSPEEDER_OSPEEDR1_0 ((uint32_t)0x00000004)
1730 #define GPIO_OSPEEDER_OSPEEDR1_1 ((uint32_t)0x00000008)
1731
1732 #define GPIO_OSPEEDER_OSPEEDR2 ((uint32_t)0x00000030)
1733 #define GPIO_OSPEEDER_OSPEEDR2_0 ((uint32_t)0x00000010)
1734 #define GPIO_OSPEEDER_OSPEEDR2_1 ((uint32_t)0x00000020)
1735
1736 #define GPIO_OSPEEDER_OSPEEDR3 ((uint32_t)0x000000C0)
1737 #define GPIO_OSPEEDER_OSPEEDR3_0 ((uint32_t)0x00000040)
1738 #define GPIO_OSPEEDER_OSPEEDR3_1 ((uint32_t)0x00000080)
1739
1740 #define GPIO_OSPEEDER_OSPEEDR4 ((uint32_t)0x00000300)
1741 #define GPIO_OSPEEDER_OSPEEDR4_0 ((uint32_t)0x00000100)
1742 #define GPIO_OSPEEDER_OSPEEDR4_1 ((uint32_t)0x00000200)
1743
1744 #define GPIO_OSPEEDER_OSPEEDR5 ((uint32_t)0x00000C00)
1745 #define GPIO_OSPEEDER_OSPEEDR5_0 ((uint32_t)0x00000400)
1746 #define GPIO_OSPEEDER_OSPEEDR5_1 ((uint32_t)0x00000800)
1747
1748 #define GPIO_OSPEEDER_OSPEEDR6 ((uint32_t)0x00003000)
1749 #define GPIO_OSPEEDER_OSPEEDR6_0 ((uint32_t)0x00001000)
1750 #define GPIO_OSPEEDER_OSPEEDR6_1 ((uint32_t)0x00002000)
1751
1752 #define GPIO_OSPEEDER_OSPEEDR7 ((uint32_t)0x0000C000)
1753 #define GPIO_OSPEEDER_OSPEEDR7_0 ((uint32_t)0x00004000)
1754 #define GPIO_OSPEEDER_OSPEEDR7_1 ((uint32_t)0x00008000)
1755
1756 #define GPIO_OSPEEDER_OSPEEDR8 ((uint32_t)0x00030000)
1757 #define GPIO_OSPEEDER_OSPEEDR8_0 ((uint32_t)0x00010000)
1758 #define GPIO_OSPEEDER_OSPEEDR8_1 ((uint32_t)0x00020000)
1759
1760 #define GPIO_OSPEEDER_OSPEEDR9 ((uint32_t)0x000C0000)
1761 #define GPIO_OSPEEDER_OSPEEDR9_0 ((uint32_t)0x00040000)
1762 #define GPIO_OSPEEDER_OSPEEDR9_1 ((uint32_t)0x00080000)
1763
1764 #define GPIO_OSPEEDER_OSPEEDR10 ((uint32_t)0x00300000)
1765 #define GPIO_OSPEEDER_OSPEEDR10_0 ((uint32_t)0x00100000)
1766 #define GPIO_OSPEEDER_OSPEEDR10_1 ((uint32_t)0x00200000)
1767
1768 #define GPIO_OSPEEDER_OSPEEDR11 ((uint32_t)0x00C00000)
1769 #define GPIO_OSPEEDER_OSPEEDR11_0 ((uint32_t)0x00400000)
1770 #define GPIO_OSPEEDER_OSPEEDR11_1 ((uint32_t)0x00800000)
1771
1772 #define GPIO_OSPEEDER_OSPEEDR12 ((uint32_t)0x03000000)
1773 #define GPIO_OSPEEDER_OSPEEDR12_0 ((uint32_t)0x01000000)
1774 #define GPIO_OSPEEDER_OSPEEDR12_1 ((uint32_t)0x02000000)
1775
1776 #define GPIO_OSPEEDER_OSPEEDR13 ((uint32_t)0x0C000000)
1777 #define GPIO_OSPEEDER_OSPEEDR13_0 ((uint32_t)0x04000000)
1778 #define GPIO_OSPEEDER_OSPEEDR13_1 ((uint32_t)0x08000000)
1779
1780 #define GPIO_OSPEEDER_OSPEEDR14 ((uint32_t)0x30000000)
1781 #define GPIO_OSPEEDER_OSPEEDR14_0 ((uint32_t)0x10000000)
1782 #define GPIO_OSPEEDER_OSPEEDR14_1 ((uint32_t)0x20000000)
1783
1784 #define GPIO_OSPEEDER_OSPEEDR15 ((uint32_t)0xC0000000)
1785 #define GPIO_OSPEEDER_OSPEEDR15_0 ((uint32_t)0x40000000)
1786 #define GPIO_OSPEEDER_OSPEEDR15_1 ((uint32_t)0x80000000)
1787
1788 /****************** Bits definition for GPIO_PUPDR register *****************/
1789 #define GPIO_PUPDR_PUPDR0 ((uint32_t)0x00000003)
1790 #define GPIO_PUPDR_PUPDR0_0 ((uint32_t)0x00000001)
1791 #define GPIO_PUPDR_PUPDR0_1 ((uint32_t)0x00000002)
1792
1793 #define GPIO_PUPDR_PUPDR1 ((uint32_t)0x0000000C)
1794 #define GPIO_PUPDR_PUPDR1_0 ((uint32_t)0x00000004)
1795 #define GPIO_PUPDR_PUPDR1_1 ((uint32_t)0x00000008)
1796
1797 #define GPIO_PUPDR_PUPDR2 ((uint32_t)0x00000030)
1798 #define GPIO_PUPDR_PUPDR2_0 ((uint32_t)0x00000010)
1799 #define GPIO_PUPDR_PUPDR2_1 ((uint32_t)0x00000020)
1800
1801 #define GPIO_PUPDR_PUPDR3 ((uint32_t)0x000000C0)
1802 #define GPIO_PUPDR_PUPDR3_0 ((uint32_t)0x00000040)
1803 #define GPIO_PUPDR_PUPDR3_1 ((uint32_t)0x00000080)
1804
1805 #define GPIO_PUPDR_PUPDR4 ((uint32_t)0x00000300)
1806 #define GPIO_PUPDR_PUPDR4_0 ((uint32_t)0x00000100)
1807 #define GPIO_PUPDR_PUPDR4_1 ((uint32_t)0x00000200)
1808
1809 #define GPIO_PUPDR_PUPDR5 ((uint32_t)0x00000C00)
1810 #define GPIO_PUPDR_PUPDR5_0 ((uint32_t)0x00000400)
1811 #define GPIO_PUPDR_PUPDR5_1 ((uint32_t)0x00000800)
1812
1813 #define GPIO_PUPDR_PUPDR6 ((uint32_t)0x00003000)
1814 #define GPIO_PUPDR_PUPDR6_0 ((uint32_t)0x00001000)
1815 #define GPIO_PUPDR_PUPDR6_1 ((uint32_t)0x00002000)
1816
1817 #define GPIO_PUPDR_PUPDR7 ((uint32_t)0x0000C000)
1818 #define GPIO_PUPDR_PUPDR7_0 ((uint32_t)0x00004000)
1819 #define GPIO_PUPDR_PUPDR7_1 ((uint32_t)0x00008000)
1820
1821 #define GPIO_PUPDR_PUPDR8 ((uint32_t)0x00030000)
1822 #define GPIO_PUPDR_PUPDR8_0 ((uint32_t)0x00010000)
1823 #define GPIO_PUPDR_PUPDR8_1 ((uint32_t)0x00020000)
1824
1825 #define GPIO_PUPDR_PUPDR9 ((uint32_t)0x000C0000)
1826 #define GPIO_PUPDR_PUPDR9_0 ((uint32_t)0x00040000)
1827 #define GPIO_PUPDR_PUPDR9_1 ((uint32_t)0x00080000)
1828
1829 #define GPIO_PUPDR_PUPDR10 ((uint32_t)0x00300000)
1830 #define GPIO_PUPDR_PUPDR10_0 ((uint32_t)0x00100000)
1831 #define GPIO_PUPDR_PUPDR10_1 ((uint32_t)0x00200000)
1832
1833 #define GPIO_PUPDR_PUPDR11 ((uint32_t)0x00C00000)
1834 #define GPIO_PUPDR_PUPDR11_0 ((uint32_t)0x00400000)
1835 #define GPIO_PUPDR_PUPDR11_1 ((uint32_t)0x00800000)
1836
1837 #define GPIO_PUPDR_PUPDR12 ((uint32_t)0x03000000)
1838 #define GPIO_PUPDR_PUPDR12_0 ((uint32_t)0x01000000)
1839 #define GPIO_PUPDR_PUPDR12_1 ((uint32_t)0x02000000)
1840
1841 #define GPIO_PUPDR_PUPDR13 ((uint32_t)0x0C000000)
1842 #define GPIO_PUPDR_PUPDR13_0 ((uint32_t)0x04000000)
1843 #define GPIO_PUPDR_PUPDR13_1 ((uint32_t)0x08000000)
1844
1845 #define GPIO_PUPDR_PUPDR14 ((uint32_t)0x30000000)
1846 #define GPIO_PUPDR_PUPDR14_0 ((uint32_t)0x10000000)
1847 #define GPIO_PUPDR_PUPDR14_1 ((uint32_t)0x20000000)
1848
1849 #define GPIO_PUPDR_PUPDR15 ((uint32_t)0xC0000000)
1850 #define GPIO_PUPDR_PUPDR15_0 ((uint32_t)0x40000000)
1851 #define GPIO_PUPDR_PUPDR15_1 ((uint32_t)0x80000000)
1852
1853 /****************** Bits definition for GPIO_IDR register *******************/
1854 #define GPIO_IDR_IDR_0 ((uint32_t)0x00000001)
1855 #define GPIO_IDR_IDR_1 ((uint32_t)0x00000002)
1856 #define GPIO_IDR_IDR_2 ((uint32_t)0x00000004)
1857 #define GPIO_IDR_IDR_3 ((uint32_t)0x00000008)
1858 #define GPIO_IDR_IDR_4 ((uint32_t)0x00000010)
1859 #define GPIO_IDR_IDR_5 ((uint32_t)0x00000020)
1860 #define GPIO_IDR_IDR_6 ((uint32_t)0x00000040)
1861 #define GPIO_IDR_IDR_7 ((uint32_t)0x00000080)
1862 #define GPIO_IDR_IDR_8 ((uint32_t)0x00000100)
1863 #define GPIO_IDR_IDR_9 ((uint32_t)0x00000200)
1864 #define GPIO_IDR_IDR_10 ((uint32_t)0x00000400)
1865 #define GPIO_IDR_IDR_11 ((uint32_t)0x00000800)
1866 #define GPIO_IDR_IDR_12 ((uint32_t)0x00001000)
1867 #define GPIO_IDR_IDR_13 ((uint32_t)0x00002000)
1868 #define GPIO_IDR_IDR_14 ((uint32_t)0x00004000)
1869 #define GPIO_IDR_IDR_15 ((uint32_t)0x00008000)
1870 /* Old GPIO_IDR register bits definition, maintained for legacy purpose */
1871 #define GPIO_OTYPER_IDR_0 GPIO_IDR_IDR_0
1872 #define GPIO_OTYPER_IDR_1 GPIO_IDR_IDR_1
1873 #define GPIO_OTYPER_IDR_2 GPIO_IDR_IDR_2
1874 #define GPIO_OTYPER_IDR_3 GPIO_IDR_IDR_3
1875 #define GPIO_OTYPER_IDR_4 GPIO_IDR_IDR_4
1876 #define GPIO_OTYPER_IDR_5 GPIO_IDR_IDR_5
1877 #define GPIO_OTYPER_IDR_6 GPIO_IDR_IDR_6
1878 #define GPIO_OTYPER_IDR_7 GPIO_IDR_IDR_7
1879 #define GPIO_OTYPER_IDR_8 GPIO_IDR_IDR_8
1880 #define GPIO_OTYPER_IDR_9 GPIO_IDR_IDR_9
1881 #define GPIO_OTYPER_IDR_10 GPIO_IDR_IDR_10
1882 #define GPIO_OTYPER_IDR_11 GPIO_IDR_IDR_11
1883 #define GPIO_OTYPER_IDR_12 GPIO_IDR_IDR_12
1884 #define GPIO_OTYPER_IDR_13 GPIO_IDR_IDR_13
1885 #define GPIO_OTYPER_IDR_14 GPIO_IDR_IDR_14
1886 #define GPIO_OTYPER_IDR_15 GPIO_IDR_IDR_15
1887
1888 /****************** Bits definition for GPIO_ODR register *******************/
1889 #define GPIO_ODR_ODR_0 ((uint32_t)0x00000001)
1890 #define GPIO_ODR_ODR_1 ((uint32_t)0x00000002)
1891 #define GPIO_ODR_ODR_2 ((uint32_t)0x00000004)
1892 #define GPIO_ODR_ODR_3 ((uint32_t)0x00000008)
1893 #define GPIO_ODR_ODR_4 ((uint32_t)0x00000010)
1894 #define GPIO_ODR_ODR_5 ((uint32_t)0x00000020)
1895 #define GPIO_ODR_ODR_6 ((uint32_t)0x00000040)
1896 #define GPIO_ODR_ODR_7 ((uint32_t)0x00000080)
1897 #define GPIO_ODR_ODR_8 ((uint32_t)0x00000100)
1898 #define GPIO_ODR_ODR_9 ((uint32_t)0x00000200)
1899 #define GPIO_ODR_ODR_10 ((uint32_t)0x00000400)
1900 #define GPIO_ODR_ODR_11 ((uint32_t)0x00000800)
1901 #define GPIO_ODR_ODR_12 ((uint32_t)0x00001000)
1902 #define GPIO_ODR_ODR_13 ((uint32_t)0x00002000)
1903 #define GPIO_ODR_ODR_14 ((uint32_t)0x00004000)
1904 #define GPIO_ODR_ODR_15 ((uint32_t)0x00008000)
1905 /* Old GPIO_ODR register bits definition, maintained for legacy purpose */
1906 #define GPIO_OTYPER_ODR_0 GPIO_ODR_ODR_0
1907 #define GPIO_OTYPER_ODR_1 GPIO_ODR_ODR_1
1908 #define GPIO_OTYPER_ODR_2 GPIO_ODR_ODR_2
1909 #define GPIO_OTYPER_ODR_3 GPIO_ODR_ODR_3
1910 #define GPIO_OTYPER_ODR_4 GPIO_ODR_ODR_4
1911 #define GPIO_OTYPER_ODR_5 GPIO_ODR_ODR_5
1912 #define GPIO_OTYPER_ODR_6 GPIO_ODR_ODR_6
1913 #define GPIO_OTYPER_ODR_7 GPIO_ODR_ODR_7
1914 #define GPIO_OTYPER_ODR_8 GPIO_ODR_ODR_8
1915 #define GPIO_OTYPER_ODR_9 GPIO_ODR_ODR_9
1916 #define GPIO_OTYPER_ODR_10 GPIO_ODR_ODR_10
1917 #define GPIO_OTYPER_ODR_11 GPIO_ODR_ODR_11
1918 #define GPIO_OTYPER_ODR_12 GPIO_ODR_ODR_12
1919 #define GPIO_OTYPER_ODR_13 GPIO_ODR_ODR_13
1920 #define GPIO_OTYPER_ODR_14 GPIO_ODR_ODR_14
1921 #define GPIO_OTYPER_ODR_15 GPIO_ODR_ODR_15
1922
1923 /****************** Bits definition for GPIO_BSRR register ******************/
1924 #define GPIO_BSRR_BS_0 ((uint32_t)0x00000001)
1925 #define GPIO_BSRR_BS_1 ((uint32_t)0x00000002)
1926 #define GPIO_BSRR_BS_2 ((uint32_t)0x00000004)
1927 #define GPIO_BSRR_BS_3 ((uint32_t)0x00000008)
1928 #define GPIO_BSRR_BS_4 ((uint32_t)0x00000010)
1929 #define GPIO_BSRR_BS_5 ((uint32_t)0x00000020)
1930 #define GPIO_BSRR_BS_6 ((uint32_t)0x00000040)
1931 #define GPIO_BSRR_BS_7 ((uint32_t)0x00000080)
1932 #define GPIO_BSRR_BS_8 ((uint32_t)0x00000100)
1933 #define GPIO_BSRR_BS_9 ((uint32_t)0x00000200)
1934 #define GPIO_BSRR_BS_10 ((uint32_t)0x00000400)
1935 #define GPIO_BSRR_BS_11 ((uint32_t)0x00000800)
1936 #define GPIO_BSRR_BS_12 ((uint32_t)0x00001000)
1937 #define GPIO_BSRR_BS_13 ((uint32_t)0x00002000)
1938 #define GPIO_BSRR_BS_14 ((uint32_t)0x00004000)
1939 #define GPIO_BSRR_BS_15 ((uint32_t)0x00008000)
1940 #define GPIO_BSRR_BR_0 ((uint32_t)0x00010000)
1941 #define GPIO_BSRR_BR_1 ((uint32_t)0x00020000)
1942 #define GPIO_BSRR_BR_2 ((uint32_t)0x00040000)
1943 #define GPIO_BSRR_BR_3 ((uint32_t)0x00080000)
1944 #define GPIO_BSRR_BR_4 ((uint32_t)0x00100000)
1945 #define GPIO_BSRR_BR_5 ((uint32_t)0x00200000)
1946 #define GPIO_BSRR_BR_6 ((uint32_t)0x00400000)
1947 #define GPIO_BSRR_BR_7 ((uint32_t)0x00800000)
1948 #define GPIO_BSRR_BR_8 ((uint32_t)0x01000000)
1949 #define GPIO_BSRR_BR_9 ((uint32_t)0x02000000)
1950 #define GPIO_BSRR_BR_10 ((uint32_t)0x04000000)
1951 #define GPIO_BSRR_BR_11 ((uint32_t)0x08000000)
1952 #define GPIO_BSRR_BR_12 ((uint32_t)0x10000000)
1953 #define GPIO_BSRR_BR_13 ((uint32_t)0x20000000)
1954 #define GPIO_BSRR_BR_14 ((uint32_t)0x40000000)
1955 #define GPIO_BSRR_BR_15 ((uint32_t)0x80000000)
1956
1957 /****************** Bit definition for GPIO_LCKR register ********************/
1958 #define GPIO_LCKR_LCK0 ((uint32_t)0x00000001)
1959 #define GPIO_LCKR_LCK1 ((uint32_t)0x00000002)
1960 #define GPIO_LCKR_LCK2 ((uint32_t)0x00000004)
1961 #define GPIO_LCKR_LCK3 ((uint32_t)0x00000008)
1962 #define GPIO_LCKR_LCK4 ((uint32_t)0x00000010)
1963 #define GPIO_LCKR_LCK5 ((uint32_t)0x00000020)
1964 #define GPIO_LCKR_LCK6 ((uint32_t)0x00000040)
1965 #define GPIO_LCKR_LCK7 ((uint32_t)0x00000080)
1966 #define GPIO_LCKR_LCK8 ((uint32_t)0x00000100)
1967 #define GPIO_LCKR_LCK9 ((uint32_t)0x00000200)
1968 #define GPIO_LCKR_LCK10 ((uint32_t)0x00000400)
1969 #define GPIO_LCKR_LCK11 ((uint32_t)0x00000800)
1970 #define GPIO_LCKR_LCK12 ((uint32_t)0x00001000)
1971 #define GPIO_LCKR_LCK13 ((uint32_t)0x00002000)
1972 #define GPIO_LCKR_LCK14 ((uint32_t)0x00004000)
1973 #define GPIO_LCKR_LCK15 ((uint32_t)0x00008000)
1974 #define GPIO_LCKR_LCKK ((uint32_t)0x00010000)
1975
1976 /******************************************************************************/
1977 /* */
1978 /* Inter-integrated Circuit Interface */
1979 /* */
1980 /******************************************************************************/
1981 /******************* Bit definition for I2C_CR1 register ********************/
1982 #define I2C_CR1_PE ((uint32_t)0x00000001) /*!<Peripheral Enable */
1983 #define I2C_CR1_SMBUS ((uint32_t)0x00000002) /*!<SMBus Mode */
1984 #define I2C_CR1_SMBTYPE ((uint32_t)0x00000008) /*!<SMBus Type */
1985 #define I2C_CR1_ENARP ((uint32_t)0x00000010) /*!<ARP Enable */
1986 #define I2C_CR1_ENPEC ((uint32_t)0x00000020) /*!<PEC Enable */
1987 #define I2C_CR1_ENGC ((uint32_t)0x00000040) /*!<General Call Enable */
1988 #define I2C_CR1_NOSTRETCH ((uint32_t)0x00000080) /*!<Clock Stretching Disable (Slave mode) */
1989 #define I2C_CR1_START ((uint32_t)0x00000100) /*!<Start Generation */
1990 #define I2C_CR1_STOP ((uint32_t)0x00000200) /*!<Stop Generation */
1991 #define I2C_CR1_ACK ((uint32_t)0x00000400) /*!<Acknowledge Enable */
1992 #define I2C_CR1_POS ((uint32_t)0x00000800) /*!<Acknowledge/PEC Position (for data reception) */
1993 #define I2C_CR1_PEC ((uint32_t)0x00001000) /*!<Packet Error Checking */
1994 #define I2C_CR1_ALERT ((uint32_t)0x00002000) /*!<SMBus Alert */
1995 #define I2C_CR1_SWRST ((uint32_t)0x00008000) /*!<Software Reset */
1996
1997 /******************* Bit definition for I2C_CR2 register ********************/
1998 #define I2C_CR2_FREQ ((uint32_t)0x0000003F) /*!<FREQ[5:0] bits (Peripheral Clock Frequency) */
1999 #define I2C_CR2_FREQ_0 ((uint32_t)0x00000001) /*!<Bit 0 */
2000 #define I2C_CR2_FREQ_1 ((uint32_t)0x00000002) /*!<Bit 1 */
2001 #define I2C_CR2_FREQ_2 ((uint32_t)0x00000004) /*!<Bit 2 */
2002 #define I2C_CR2_FREQ_3 ((uint32_t)0x00000008) /*!<Bit 3 */
2003 #define I2C_CR2_FREQ_4 ((uint32_t)0x00000010) /*!<Bit 4 */
2004 #define I2C_CR2_FREQ_5 ((uint32_t)0x00000020) /*!<Bit 5 */
2005
2006 #define I2C_CR2_ITERREN ((uint32_t)0x00000100) /*!<Error Interrupt Enable */
2007 #define I2C_CR2_ITEVTEN ((uint32_t)0x00000200) /*!<Event Interrupt Enable */
2008 #define I2C_CR2_ITBUFEN ((uint32_t)0x00000400) /*!<Buffer Interrupt Enable */
2009 #define I2C_CR2_DMAEN ((uint32_t)0x00000800) /*!<DMA Requests Enable */
2010 #define I2C_CR2_LAST ((uint32_t)0x00001000) /*!<DMA Last Transfer */
2011
2012 /******************* Bit definition for I2C_OAR1 register *******************/
2013 #define I2C_OAR1_ADD1_7 ((uint32_t)0x000000FE) /*!<Interface Address */
2014 #define I2C_OAR1_ADD8_9 ((uint32_t)0x00000300) /*!<Interface Address */
2015
2016 #define I2C_OAR1_ADD0 ((uint32_t)0x00000001) /*!<Bit 0 */
2017 #define I2C_OAR1_ADD1 ((uint32_t)0x00000002) /*!<Bit 1 */
2018 #define I2C_OAR1_ADD2 ((uint32_t)0x00000004) /*!<Bit 2 */
2019 #define I2C_OAR1_ADD3 ((uint32_t)0x00000008) /*!<Bit 3 */
2020 #define I2C_OAR1_ADD4 ((uint32_t)0x00000010) /*!<Bit 4 */
2021 #define I2C_OAR1_ADD5 ((uint32_t)0x00000020) /*!<Bit 5 */
2022 #define I2C_OAR1_ADD6 ((uint32_t)0x00000040) /*!<Bit 6 */
2023 #define I2C_OAR1_ADD7 ((uint32_t)0x00000080) /*!<Bit 7 */
2024 #define I2C_OAR1_ADD8 ((uint32_t)0x00000100) /*!<Bit 8 */
2025 #define I2C_OAR1_ADD9 ((uint32_t)0x00000200) /*!<Bit 9 */
2026
2027 #define I2C_OAR1_ADDMODE ((uint32_t)0x00008000) /*!<Addressing Mode (Slave mode) */
2028
2029 /******************* Bit definition for I2C_OAR2 register *******************/
2030 #define I2C_OAR2_ENDUAL ((uint32_t)0x00000001) /*!<Dual addressing mode enable */
2031 #define I2C_OAR2_ADD2 ((uint32_t)0x000000FE) /*!<Interface address */
2032
2033 /******************** Bit definition for I2C_DR register ********************/
2034 #define I2C_DR_DR ((uint32_t)0x000000FF) /*!<8-bit Data Register */
2035
2036 /******************* Bit definition for I2C_SR1 register ********************/
2037 #define I2C_SR1_SB ((uint32_t)0x00000001) /*!<Start Bit (Master mode) */
2038 #define I2C_SR1_ADDR ((uint32_t)0x00000002) /*!<Address sent (master mode)/matched (slave mode) */
2039 #define I2C_SR1_BTF ((uint32_t)0x00000004) /*!<Byte Transfer Finished */
2040 #define I2C_SR1_ADD10 ((uint32_t)0x00000008) /*!<10-bit header sent (Master mode) */
2041 #define I2C_SR1_STOPF ((uint32_t)0x00000010) /*!<Stop detection (Slave mode) */
2042 #define I2C_SR1_RXNE ((uint32_t)0x00000040) /*!<Data Register not Empty (receivers) */
2043 #define I2C_SR1_TXE ((uint32_t)0x00000080) /*!<Data Register Empty (transmitters) */
2044 #define I2C_SR1_BERR ((uint32_t)0x00000100) /*!<Bus Error */
2045 #define I2C_SR1_ARLO ((uint32_t)0x00000200) /*!<Arbitration Lost (master mode) */
2046 #define I2C_SR1_AF ((uint32_t)0x00000400) /*!<Acknowledge Failure */
2047 #define I2C_SR1_OVR ((uint32_t)0x00000800) /*!<Overrun/Underrun */
2048 #define I2C_SR1_PECERR ((uint32_t)0x00001000) /*!<PEC Error in reception */
2049 #define I2C_SR1_TIMEOUT ((uint32_t)0x00004000) /*!<Timeout or Tlow Error */
2050 #define I2C_SR1_SMBALERT ((uint32_t)0x00008000) /*!<SMBus Alert */
2051
2052 /******************* Bit definition for I2C_SR2 register ********************/
2053 #define I2C_SR2_MSL ((uint32_t)0x00000001) /*!<Master/Slave */
2054 #define I2C_SR2_BUSY ((uint32_t)0x00000002) /*!<Bus Busy */
2055 #define I2C_SR2_TRA ((uint32_t)0x00000004) /*!<Transmitter/Receiver */
2056 #define I2C_SR2_GENCALL ((uint32_t)0x00000010) /*!<General Call Address (Slave mode) */
2057 #define I2C_SR2_SMBDEFAULT ((uint32_t)0x00000020) /*!<SMBus Device Default Address (Slave mode) */
2058 #define I2C_SR2_SMBHOST ((uint32_t)0x00000040) /*!<SMBus Host Header (Slave mode) */
2059 #define I2C_SR2_DUALF ((uint32_t)0x00000080) /*!<Dual Flag (Slave mode) */
2060 #define I2C_SR2_PEC ((uint32_t)0x0000FF00) /*!<Packet Error Checking Register */
2061
2062 /******************* Bit definition for I2C_CCR register ********************/
2063 #define I2C_CCR_CCR ((uint32_t)0x00000FFF) /*!<Clock Control Register in Fast/Standard mode (Master mode) */
2064 #define I2C_CCR_DUTY ((uint32_t)0x00004000) /*!<Fast Mode Duty Cycle */
2065 #define I2C_CCR_FS ((uint32_t)0x00008000) /*!<I2C Master Mode Selection */
2066
2067 /****************** Bit definition for I2C_TRISE register *******************/
2068 #define I2C_TRISE_TRISE ((uint32_t)0x0000003F) /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */
2069
2070 /****************** Bit definition for I2C_FLTR register *******************/
2071 #define I2C_FLTR_DNF ((uint32_t)0x0000000F) /*!<Digital Noise Filter */
2072 #define I2C_FLTR_ANOFF ((uint32_t)0x00000010) /*!<Analog Noise Filter OFF */
2073
2074 /******************************************************************************/
2075 /* */
2076 /* Independent WATCHDOG */
2077 /* */
2078 /******************************************************************************/
2079 /******************* Bit definition for IWDG_KR register ********************/
2080 #define IWDG_KR_KEY ((uint32_t)0xFFFF) /*!<Key value (write only, read 0000h) */
2081
2082 /******************* Bit definition for IWDG_PR register ********************/
2083 #define IWDG_PR_PR ((uint32_t)0x07) /*!<PR[2:0] (Prescaler divider) */
2084 #define IWDG_PR_PR_0 ((uint32_t)0x01) /*!<Bit 0 */
2085 #define IWDG_PR_PR_1 ((uint32_t)0x02) /*!<Bit 1 */
2086 #define IWDG_PR_PR_2 ((uint32_t)0x04) /*!<Bit 2 */
2087
2088 /******************* Bit definition for IWDG_RLR register *******************/
2089 #define IWDG_RLR_RL ((uint32_t)0x0FFF) /*!<Watchdog counter reload value */
2090
2091 /******************* Bit definition for IWDG_SR register ********************/
2092 #define IWDG_SR_PVU ((uint32_t)0x01) /*!<Watchdog prescaler value update */
2093 #define IWDG_SR_RVU ((uint32_t)0x02) /*!<Watchdog counter reload value update */
2094
2095
2096 /******************************************************************************/
2097 /* */
2098 /* Power Control */
2099 /* */
2100 /******************************************************************************/
2101 /******************** Bit definition for PWR_CR register ********************/
2102 #define PWR_CR_LPDS ((uint32_t)0x00000001) /*!< Low-Power Deepsleep */
2103 #define PWR_CR_PDDS ((uint32_t)0x00000002) /*!< Power Down Deepsleep */
2104 #define PWR_CR_CWUF ((uint32_t)0x00000004) /*!< Clear Wakeup Flag */
2105 #define PWR_CR_CSBF ((uint32_t)0x00000008) /*!< Clear Standby Flag */
2106 #define PWR_CR_PVDE ((uint32_t)0x00000010) /*!< Power Voltage Detector Enable */
2107
2108 #define PWR_CR_PLS ((uint32_t)0x000000E0) /*!< PLS[2:0] bits (PVD Level Selection) */
2109 #define PWR_CR_PLS_0 ((uint32_t)0x00000020) /*!< Bit 0 */
2110 #define PWR_CR_PLS_1 ((uint32_t)0x00000040) /*!< Bit 1 */
2111 #define PWR_CR_PLS_2 ((uint32_t)0x00000080) /*!< Bit 2 */
2112
2113 /*!< PVD level configuration */
2114 #define PWR_CR_PLS_LEV0 ((uint32_t)0x00000000) /*!< PVD level 0 */
2115 #define PWR_CR_PLS_LEV1 ((uint32_t)0x00000020) /*!< PVD level 1 */
2116 #define PWR_CR_PLS_LEV2 ((uint32_t)0x00000040) /*!< PVD level 2 */
2117 #define PWR_CR_PLS_LEV3 ((uint32_t)0x00000060) /*!< PVD level 3 */
2118 #define PWR_CR_PLS_LEV4 ((uint32_t)0x00000080) /*!< PVD level 4 */
2119 #define PWR_CR_PLS_LEV5 ((uint32_t)0x000000A0) /*!< PVD level 5 */
2120 #define PWR_CR_PLS_LEV6 ((uint32_t)0x000000C0) /*!< PVD level 6 */
2121 #define PWR_CR_PLS_LEV7 ((uint32_t)0x000000E0) /*!< PVD level 7 */
2122
2123 #define PWR_CR_DBP ((uint32_t)0x00000100) /*!< Disable Backup Domain write protection */
2124 #define PWR_CR_FPDS ((uint32_t)0x00000200) /*!< Flash power down in Stop mode */
2125 #define PWR_CR_LPLVDS ((uint32_t)0x00000400) /*!< Low Power Regulator Low Voltage in Deep Sleep mode */
2126 #define PWR_CR_MRLVDS ((uint32_t)0x00000800) /*!< Main Regulator Low Voltage in Deep Sleep mode */
2127 #define PWR_CR_ADCDC1 ((uint32_t)0x00002000) /*!< Refer to AN4073 on how to use this bit */
2128 #define PWR_CR_VOS ((uint32_t)0x0000C000) /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */
2129 #define PWR_CR_VOS_0 ((uint32_t)0x00004000) /*!< Bit 0 */
2130 #define PWR_CR_VOS_1 ((uint32_t)0x00008000) /*!< Bit 1 */
2131
2132 /* Legacy define */
2133 #define PWR_CR_PMODE PWR_CR_VOS
2134
2135 /******************* Bit definition for PWR_CSR register ********************/
2136 #define PWR_CSR_WUF ((uint32_t)0x00000001) /*!< Wakeup Flag */
2137 #define PWR_CSR_SBF ((uint32_t)0x00000002) /*!< Standby Flag */
2138 #define PWR_CSR_PVDO ((uint32_t)0x00000004) /*!< PVD Output */
2139 #define PWR_CSR_BRR ((uint32_t)0x00000008) /*!< Backup regulator ready */
2140 #define PWR_CSR_EWUP ((uint32_t)0x00000100) /*!< Enable WKUP pin */
2141 #define PWR_CSR_BRE ((uint32_t)0x00000200) /*!< Backup regulator enable */
2142 #define PWR_CSR_VOSRDY ((uint32_t)0x00004000) /*!< Regulator voltage scaling output selection ready */
2143
2144 /* Legacy define */
2145 #define PWR_CSR_REGRDY PWR_CSR_VOSRDY
2146
2147 /******************************************************************************/
2148 /* */
2149 /* Reset and Clock Control */
2150 /* */
2151 /******************************************************************************/
2152 /******************** Bit definition for RCC_CR register ********************/
2153 #define RCC_CR_HSION ((uint32_t)0x00000001)
2154 #define RCC_CR_HSIRDY ((uint32_t)0x00000002)
2155
2156 #define RCC_CR_HSITRIM ((uint32_t)0x000000F8)
2157 #define RCC_CR_HSITRIM_0 ((uint32_t)0x00000008)/*!<Bit 0 */
2158 #define RCC_CR_HSITRIM_1 ((uint32_t)0x00000010)/*!<Bit 1 */
2159 #define RCC_CR_HSITRIM_2 ((uint32_t)0x00000020)/*!<Bit 2 */
2160 #define RCC_CR_HSITRIM_3 ((uint32_t)0x00000040)/*!<Bit 3 */
2161 #define RCC_CR_HSITRIM_4 ((uint32_t)0x00000080)/*!<Bit 4 */
2162
2163 #define RCC_CR_HSICAL ((uint32_t)0x0000FF00)
2164 #define RCC_CR_HSICAL_0 ((uint32_t)0x00000100)/*!<Bit 0 */
2165 #define RCC_CR_HSICAL_1 ((uint32_t)0x00000200)/*!<Bit 1 */
2166 #define RCC_CR_HSICAL_2 ((uint32_t)0x00000400)/*!<Bit 2 */
2167 #define RCC_CR_HSICAL_3 ((uint32_t)0x00000800)/*!<Bit 3 */
2168 #define RCC_CR_HSICAL_4 ((uint32_t)0x00001000)/*!<Bit 4 */
2169 #define RCC_CR_HSICAL_5 ((uint32_t)0x00002000)/*!<Bit 5 */
2170 #define RCC_CR_HSICAL_6 ((uint32_t)0x00004000)/*!<Bit 6 */
2171 #define RCC_CR_HSICAL_7 ((uint32_t)0x00008000)/*!<Bit 7 */
2172
2173 #define RCC_CR_HSEON ((uint32_t)0x00010000)
2174 #define RCC_CR_HSERDY ((uint32_t)0x00020000)
2175 #define RCC_CR_HSEBYP ((uint32_t)0x00040000)
2176 #define RCC_CR_CSSON ((uint32_t)0x00080000)
2177 #define RCC_CR_PLLON ((uint32_t)0x01000000)
2178 #define RCC_CR_PLLRDY ((uint32_t)0x02000000)
2179 #define RCC_CR_PLLI2SON ((uint32_t)0x04000000)
2180 #define RCC_CR_PLLI2SRDY ((uint32_t)0x08000000)
2181
2182 /******************** Bit definition for RCC_PLLCFGR register ***************/
2183 #define RCC_PLLCFGR_PLLM ((uint32_t)0x0000003F)
2184 #define RCC_PLLCFGR_PLLM_0 ((uint32_t)0x00000001)
2185 #define RCC_PLLCFGR_PLLM_1 ((uint32_t)0x00000002)
2186 #define RCC_PLLCFGR_PLLM_2 ((uint32_t)0x00000004)
2187 #define RCC_PLLCFGR_PLLM_3 ((uint32_t)0x00000008)
2188 #define RCC_PLLCFGR_PLLM_4 ((uint32_t)0x00000010)
2189 #define RCC_PLLCFGR_PLLM_5 ((uint32_t)0x00000020)
2190
2191 #define RCC_PLLCFGR_PLLN ((uint32_t)0x00007FC0)
2192 #define RCC_PLLCFGR_PLLN_0 ((uint32_t)0x00000040)
2193 #define RCC_PLLCFGR_PLLN_1 ((uint32_t)0x00000080)
2194 #define RCC_PLLCFGR_PLLN_2 ((uint32_t)0x00000100)
2195 #define RCC_PLLCFGR_PLLN_3 ((uint32_t)0x00000200)
2196 #define RCC_PLLCFGR_PLLN_4 ((uint32_t)0x00000400)
2197 #define RCC_PLLCFGR_PLLN_5 ((uint32_t)0x00000800)
2198 #define RCC_PLLCFGR_PLLN_6 ((uint32_t)0x00001000)
2199 #define RCC_PLLCFGR_PLLN_7 ((uint32_t)0x00002000)
2200 #define RCC_PLLCFGR_PLLN_8 ((uint32_t)0x00004000)
2201
2202 #define RCC_PLLCFGR_PLLP ((uint32_t)0x00030000)
2203 #define RCC_PLLCFGR_PLLP_0 ((uint32_t)0x00010000)
2204 #define RCC_PLLCFGR_PLLP_1 ((uint32_t)0x00020000)
2205
2206 #define RCC_PLLCFGR_PLLSRC ((uint32_t)0x00400000)
2207 #define RCC_PLLCFGR_PLLSRC_HSE ((uint32_t)0x00400000)
2208 #define RCC_PLLCFGR_PLLSRC_HSI ((uint32_t)0x00000000)
2209
2210 #define RCC_PLLCFGR_PLLQ ((uint32_t)0x0F000000)
2211 #define RCC_PLLCFGR_PLLQ_0 ((uint32_t)0x01000000)
2212 #define RCC_PLLCFGR_PLLQ_1 ((uint32_t)0x02000000)
2213 #define RCC_PLLCFGR_PLLQ_2 ((uint32_t)0x04000000)
2214 #define RCC_PLLCFGR_PLLQ_3 ((uint32_t)0x08000000)
2215
2216 /******************** Bit definition for RCC_CFGR register ******************/
2217 /*!< SW configuration */
2218 #define RCC_CFGR_SW ((uint32_t)0x00000003) /*!< SW[1:0] bits (System clock Switch) */
2219 #define RCC_CFGR_SW_0 ((uint32_t)0x00000001) /*!< Bit 0 */
2220 #define RCC_CFGR_SW_1 ((uint32_t)0x00000002) /*!< Bit 1 */
2221
2222 #define RCC_CFGR_SW_HSI ((uint32_t)0x00000000) /*!< HSI selected as system clock */
2223 #define RCC_CFGR_SW_HSE ((uint32_t)0x00000001) /*!< HSE selected as system clock */
2224 #define RCC_CFGR_SW_PLL ((uint32_t)0x00000002) /*!< PLL selected as system clock */
2225
2226 /*!< SWS configuration */
2227 #define RCC_CFGR_SWS ((uint32_t)0x0000000C) /*!< SWS[1:0] bits (System Clock Switch Status) */
2228 #define RCC_CFGR_SWS_0 ((uint32_t)0x00000004) /*!< Bit 0 */
2229 #define RCC_CFGR_SWS_1 ((uint32_t)0x00000008) /*!< Bit 1 */
2230
2231 #define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000) /*!< HSI oscillator used as system clock */
2232 #define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004) /*!< HSE oscillator used as system clock */
2233 #define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008) /*!< PLL used as system clock */
2234
2235 /*!< HPRE configuration */
2236 #define RCC_CFGR_HPRE ((uint32_t)0x000000F0) /*!< HPRE[3:0] bits (AHB prescaler) */
2237 #define RCC_CFGR_HPRE_0 ((uint32_t)0x00000010) /*!< Bit 0 */
2238 #define RCC_CFGR_HPRE_1 ((uint32_t)0x00000020) /*!< Bit 1 */
2239 #define RCC_CFGR_HPRE_2 ((uint32_t)0x00000040) /*!< Bit 2 */
2240 #define RCC_CFGR_HPRE_3 ((uint32_t)0x00000080) /*!< Bit 3 */
2241
2242 #define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000) /*!< SYSCLK not divided */
2243 #define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080) /*!< SYSCLK divided by 2 */
2244 #define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090) /*!< SYSCLK divided by 4 */
2245 #define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0) /*!< SYSCLK divided by 8 */
2246 #define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0) /*!< SYSCLK divided by 16 */
2247 #define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0) /*!< SYSCLK divided by 64 */
2248 #define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0) /*!< SYSCLK divided by 128 */
2249 #define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0) /*!< SYSCLK divided by 256 */
2250 #define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0) /*!< SYSCLK divided by 512 */
2251
2252 /*!< PPRE1 configuration */
2253 #define RCC_CFGR_PPRE1 ((uint32_t)0x00001C00) /*!< PRE1[2:0] bits (APB1 prescaler) */
2254 #define RCC_CFGR_PPRE1_0 ((uint32_t)0x00000400) /*!< Bit 0 */
2255 #define RCC_CFGR_PPRE1_1 ((uint32_t)0x00000800) /*!< Bit 1 */
2256 #define RCC_CFGR_PPRE1_2 ((uint32_t)0x00001000) /*!< Bit 2 */
2257
2258 #define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
2259 #define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00001000) /*!< HCLK divided by 2 */
2260 #define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00001400) /*!< HCLK divided by 4 */
2261 #define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00001800) /*!< HCLK divided by 8 */
2262 #define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00001C00) /*!< HCLK divided by 16 */
2263
2264 /*!< PPRE2 configuration */
2265 #define RCC_CFGR_PPRE2 ((uint32_t)0x0000E000) /*!< PRE2[2:0] bits (APB2 prescaler) */
2266 #define RCC_CFGR_PPRE2_0 ((uint32_t)0x00002000) /*!< Bit 0 */
2267 #define RCC_CFGR_PPRE2_1 ((uint32_t)0x00004000) /*!< Bit 1 */
2268 #define RCC_CFGR_PPRE2_2 ((uint32_t)0x00008000) /*!< Bit 2 */
2269
2270 #define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
2271 #define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00008000) /*!< HCLK divided by 2 */
2272 #define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x0000A000) /*!< HCLK divided by 4 */
2273 #define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x0000C000) /*!< HCLK divided by 8 */
2274 #define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x0000E000) /*!< HCLK divided by 16 */
2275
2276 /*!< RTCPRE configuration */
2277 #define RCC_CFGR_RTCPRE ((uint32_t)0x001F0000)
2278 #define RCC_CFGR_RTCPRE_0 ((uint32_t)0x00010000)
2279 #define RCC_CFGR_RTCPRE_1 ((uint32_t)0x00020000)
2280 #define RCC_CFGR_RTCPRE_2 ((uint32_t)0x00040000)
2281 #define RCC_CFGR_RTCPRE_3 ((uint32_t)0x00080000)
2282 #define RCC_CFGR_RTCPRE_4 ((uint32_t)0x00100000)
2283
2284 /*!< MCO1 configuration */
2285 #define RCC_CFGR_MCO1 ((uint32_t)0x00600000)
2286 #define RCC_CFGR_MCO1_0 ((uint32_t)0x00200000)
2287 #define RCC_CFGR_MCO1_1 ((uint32_t)0x00400000)
2288
2289 #define RCC_CFGR_I2SSRC ((uint32_t)0x00800000)
2290
2291 #define RCC_CFGR_MCO1PRE ((uint32_t)0x07000000)
2292 #define RCC_CFGR_MCO1PRE_0 ((uint32_t)0x01000000)
2293 #define RCC_CFGR_MCO1PRE_1 ((uint32_t)0x02000000)
2294 #define RCC_CFGR_MCO1PRE_2 ((uint32_t)0x04000000)
2295
2296 #define RCC_CFGR_MCO2PRE ((uint32_t)0x38000000)
2297 #define RCC_CFGR_MCO2PRE_0 ((uint32_t)0x08000000)
2298 #define RCC_CFGR_MCO2PRE_1 ((uint32_t)0x10000000)
2299 #define RCC_CFGR_MCO2PRE_2 ((uint32_t)0x20000000)
2300
2301 #define RCC_CFGR_MCO2 ((uint32_t)0xC0000000)
2302 #define RCC_CFGR_MCO2_0 ((uint32_t)0x40000000)
2303 #define RCC_CFGR_MCO2_1 ((uint32_t)0x80000000)
2304
2305 /******************** Bit definition for RCC_CIR register *******************/
2306 #define RCC_CIR_LSIRDYF ((uint32_t)0x00000001)
2307 #define RCC_CIR_LSERDYF ((uint32_t)0x00000002)
2308 #define RCC_CIR_HSIRDYF ((uint32_t)0x00000004)
2309 #define RCC_CIR_HSERDYF ((uint32_t)0x00000008)
2310 #define RCC_CIR_PLLRDYF ((uint32_t)0x00000010)
2311 #define RCC_CIR_PLLI2SRDYF ((uint32_t)0x00000020)
2312
2313 #define RCC_CIR_CSSF ((uint32_t)0x00000080)
2314 #define RCC_CIR_LSIRDYIE ((uint32_t)0x00000100)
2315 #define RCC_CIR_LSERDYIE ((uint32_t)0x00000200)
2316 #define RCC_CIR_HSIRDYIE ((uint32_t)0x00000400)
2317 #define RCC_CIR_HSERDYIE ((uint32_t)0x00000800)
2318 #define RCC_CIR_PLLRDYIE ((uint32_t)0x00001000)
2319 #define RCC_CIR_PLLI2SRDYIE ((uint32_t)0x00002000)
2320
2321 #define RCC_CIR_LSIRDYC ((uint32_t)0x00010000)
2322 #define RCC_CIR_LSERDYC ((uint32_t)0x00020000)
2323 #define RCC_CIR_HSIRDYC ((uint32_t)0x00040000)
2324 #define RCC_CIR_HSERDYC ((uint32_t)0x00080000)
2325 #define RCC_CIR_PLLRDYC ((uint32_t)0x00100000)
2326 #define RCC_CIR_PLLI2SRDYC ((uint32_t)0x00200000)
2327
2328 #define RCC_CIR_CSSC ((uint32_t)0x00800000)
2329
2330 /******************** Bit definition for RCC_AHB1RSTR register **************/
2331 #define RCC_AHB1RSTR_GPIOARST ((uint32_t)0x00000001)
2332 #define RCC_AHB1RSTR_GPIOBRST ((uint32_t)0x00000002)
2333 #define RCC_AHB1RSTR_GPIOCRST ((uint32_t)0x00000004)
2334 #define RCC_AHB1RSTR_GPIODRST ((uint32_t)0x00000008)
2335 #define RCC_AHB1RSTR_GPIOERST ((uint32_t)0x00000010)
2336 #define RCC_AHB1RSTR_GPIOHRST ((uint32_t)0x00000080)
2337 #define RCC_AHB1RSTR_CRCRST ((uint32_t)0x00001000)
2338 #define RCC_AHB1RSTR_DMA1RST ((uint32_t)0x00200000)
2339 #define RCC_AHB1RSTR_DMA2RST ((uint32_t)0x00400000)
2340
2341 /******************** Bit definition for RCC_AHB2RSTR register **************/
2342 #define RCC_AHB2RSTR_OTGFSRST ((uint32_t)0x00000080)
2343
2344 /******************** Bit definition for RCC_AHB3RSTR register **************/
2345
2346 /******************** Bit definition for RCC_APB1RSTR register **************/
2347 #define RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001)
2348 #define RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002)
2349 #define RCC_APB1RSTR_TIM4RST ((uint32_t)0x00000004)
2350 #define RCC_APB1RSTR_TIM5RST ((uint32_t)0x00000008)
2351 #define RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800)
2352 #define RCC_APB1RSTR_SPI2RST ((uint32_t)0x00004000)
2353 #define RCC_APB1RSTR_SPI3RST ((uint32_t)0x00008000)
2354 #define RCC_APB1RSTR_USART2RST ((uint32_t)0x00020000)
2355 #define RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000)
2356 #define RCC_APB1RSTR_I2C2RST ((uint32_t)0x00400000)
2357 #define RCC_APB1RSTR_I2C3RST ((uint32_t)0x00800000)
2358 #define RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000)
2359
2360 /******************** Bit definition for RCC_APB2RSTR register **************/
2361 #define RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000001)
2362 #define RCC_APB2RSTR_USART1RST ((uint32_t)0x00000010)
2363 #define RCC_APB2RSTR_USART6RST ((uint32_t)0x00000020)
2364 #define RCC_APB2RSTR_ADCRST ((uint32_t)0x00000100)
2365 #define RCC_APB2RSTR_SDIORST ((uint32_t)0x00000800)
2366 #define RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000)
2367 #define RCC_APB2RSTR_SPI4RST ((uint32_t)0x00002000)
2368 #define RCC_APB2RSTR_SYSCFGRST ((uint32_t)0x00004000)
2369 #define RCC_APB2RSTR_TIM9RST ((uint32_t)0x00010000)
2370 #define RCC_APB2RSTR_TIM10RST ((uint32_t)0x00020000)
2371 #define RCC_APB2RSTR_TIM11RST ((uint32_t)0x00040000)
2372
2373 /* Old SPI1RST bit definition, maintained for legacy purpose */
2374 #define RCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST
2375
2376 /******************** Bit definition for RCC_AHB1ENR register ***************/
2377 #define RCC_AHB1ENR_GPIOAEN ((uint32_t)0x00000001)
2378 #define RCC_AHB1ENR_GPIOBEN ((uint32_t)0x00000002)
2379 #define RCC_AHB1ENR_GPIOCEN ((uint32_t)0x00000004)
2380 #define RCC_AHB1ENR_GPIODEN ((uint32_t)0x00000008)
2381 #define RCC_AHB1ENR_GPIOEEN ((uint32_t)0x00000010)
2382 #define RCC_AHB1ENR_GPIOHEN ((uint32_t)0x00000080)
2383 #define RCC_AHB1ENR_CRCEN ((uint32_t)0x00001000)
2384 #define RCC_AHB1ENR_BKPSRAMEN ((uint32_t)0x00040000)
2385 #define RCC_AHB1ENR_CCMDATARAMEN ((uint32_t)0x00100000)
2386 #define RCC_AHB1ENR_DMA1EN ((uint32_t)0x00200000)
2387 #define RCC_AHB1ENR_DMA2EN ((uint32_t)0x00400000)
2388
2389 /******************** Bit definition for RCC_AHB2ENR register ***************/
2390 #define RCC_AHB2ENR_OTGFSEN ((uint32_t)0x00000080)
2391
2392 /******************** Bit definition for RCC_AHB3ENR register ***************/
2393
2394 /******************** Bit definition for RCC_APB1ENR register ***************/
2395 #define RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001)
2396 #define RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002)
2397 #define RCC_APB1ENR_TIM4EN ((uint32_t)0x00000004)
2398 #define RCC_APB1ENR_TIM5EN ((uint32_t)0x00000008)
2399 #define RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800)
2400 #define RCC_APB1ENR_SPI2EN ((uint32_t)0x00004000)
2401 #define RCC_APB1ENR_SPI3EN ((uint32_t)0x00008000)
2402 #define RCC_APB1ENR_USART2EN ((uint32_t)0x00020000)
2403 #define RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000)
2404 #define RCC_APB1ENR_I2C2EN ((uint32_t)0x00400000)
2405 #define RCC_APB1ENR_I2C3EN ((uint32_t)0x00800000)
2406 #define RCC_APB1ENR_PWREN ((uint32_t)0x10000000)
2407
2408 /******************** Bit definition for RCC_APB2ENR register ***************/
2409 #define RCC_APB2ENR_TIM1EN ((uint32_t)0x00000001)
2410 #define RCC_APB2ENR_USART1EN ((uint32_t)0x00000010)
2411 #define RCC_APB2ENR_USART6EN ((uint32_t)0x00000020)
2412 #define RCC_APB2ENR_ADC1EN ((uint32_t)0x00000100)
2413 #define RCC_APB2ENR_SDIOEN ((uint32_t)0x00000800)
2414 #define RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000)
2415 #define RCC_APB2ENR_SPI4EN ((uint32_t)0x00002000)
2416 #define RCC_APB2ENR_SYSCFGEN ((uint32_t)0x00004000)
2417 #define RCC_APB2ENR_TIM9EN ((uint32_t)0x00010000)
2418 #define RCC_APB2ENR_TIM10EN ((uint32_t)0x00020000)
2419 #define RCC_APB2ENR_TIM11EN ((uint32_t)0x00040000)
2420
2421 /******************** Bit definition for RCC_AHB1LPENR register *************/
2422 #define RCC_AHB1LPENR_GPIOALPEN ((uint32_t)0x00000001)
2423 #define RCC_AHB1LPENR_GPIOBLPEN ((uint32_t)0x00000002)
2424 #define RCC_AHB1LPENR_GPIOCLPEN ((uint32_t)0x00000004)
2425 #define RCC_AHB1LPENR_GPIODLPEN ((uint32_t)0x00000008)
2426 #define RCC_AHB1LPENR_GPIOELPEN ((uint32_t)0x00000010)
2427 #define RCC_AHB1LPENR_GPIOHLPEN ((uint32_t)0x00000080)
2428 #define RCC_AHB1LPENR_CRCLPEN ((uint32_t)0x00001000)
2429 #define RCC_AHB1LPENR_FLITFLPEN ((uint32_t)0x00008000)
2430 #define RCC_AHB1LPENR_SRAM1LPEN ((uint32_t)0x00010000)
2431 #define RCC_AHB1LPENR_SRAM2LPEN ((uint32_t)0x00020000)
2432 #define RCC_AHB1LPENR_BKPSRAMLPEN ((uint32_t)0x00040000)
2433 #define RCC_AHB1LPENR_SRAM3LPEN ((uint32_t)0x00080000)
2434 #define RCC_AHB1LPENR_DMA1LPEN ((uint32_t)0x00200000)
2435 #define RCC_AHB1LPENR_DMA2LPEN ((uint32_t)0x00400000)
2436
2437 /******************** Bit definition for RCC_AHB2LPENR register *************/
2438 #define RCC_AHB2LPENR_OTGFSLPEN ((uint32_t)0x00000080)
2439
2440 /******************** Bit definition for RCC_AHB3LPENR register *************/
2441
2442 /******************** Bit definition for RCC_APB1LPENR register *************/
2443 #define RCC_APB1LPENR_TIM2LPEN ((uint32_t)0x00000001)
2444 #define RCC_APB1LPENR_TIM3LPEN ((uint32_t)0x00000002)
2445 #define RCC_APB1LPENR_TIM4LPEN ((uint32_t)0x00000004)
2446 #define RCC_APB1LPENR_TIM5LPEN ((uint32_t)0x00000008)
2447 #define RCC_APB1LPENR_WWDGLPEN ((uint32_t)0x00000800)
2448 #define RCC_APB1LPENR_SPI2LPEN ((uint32_t)0x00004000)
2449 #define RCC_APB1LPENR_SPI3LPEN ((uint32_t)0x00008000)
2450 #define RCC_APB1LPENR_USART2LPEN ((uint32_t)0x00020000)
2451 #define RCC_APB1LPENR_I2C1LPEN ((uint32_t)0x00200000)
2452 #define RCC_APB1LPENR_I2C2LPEN ((uint32_t)0x00400000)
2453 #define RCC_APB1LPENR_I2C3LPEN ((uint32_t)0x00800000)
2454 #define RCC_APB1LPENR_PWRLPEN ((uint32_t)0x10000000)
2455 #define RCC_APB1LPENR_DACLPEN ((uint32_t)0x20000000)
2456
2457 /******************** Bit definition for RCC_APB2LPENR register *************/
2458 #define RCC_APB2LPENR_TIM1LPEN ((uint32_t)0x00000001)
2459 #define RCC_APB2LPENR_USART1LPEN ((uint32_t)0x00000010)
2460 #define RCC_APB2LPENR_USART6LPEN ((uint32_t)0x00000020)
2461 #define RCC_APB2LPENR_ADC1LPEN ((uint32_t)0x00000100)
2462 #define RCC_APB2LPENR_SDIOLPEN ((uint32_t)0x00000800)
2463 #define RCC_APB2LPENR_SPI1LPEN ((uint32_t)0x00001000)
2464 #define RCC_APB2LPENR_SPI4LPEN ((uint32_t)0x00002000)
2465 #define RCC_APB2LPENR_SYSCFGLPEN ((uint32_t)0x00004000)
2466 #define RCC_APB2LPENR_TIM9LPEN ((uint32_t)0x00010000)
2467 #define RCC_APB2LPENR_TIM10LPEN ((uint32_t)0x00020000)
2468 #define RCC_APB2LPENR_TIM11LPEN ((uint32_t)0x00040000)
2469
2470 /******************** Bit definition for RCC_BDCR register ******************/
2471 #define RCC_BDCR_LSEON ((uint32_t)0x00000001)
2472 #define RCC_BDCR_LSERDY ((uint32_t)0x00000002)
2473 #define RCC_BDCR_LSEBYP ((uint32_t)0x00000004)
2474
2475 #define RCC_BDCR_RTCSEL ((uint32_t)0x00000300)
2476 #define RCC_BDCR_RTCSEL_0 ((uint32_t)0x00000100)
2477 #define RCC_BDCR_RTCSEL_1 ((uint32_t)0x00000200)
2478
2479 #define RCC_BDCR_RTCEN ((uint32_t)0x00008000)
2480 #define RCC_BDCR_BDRST ((uint32_t)0x00010000)
2481
2482 /******************** Bit definition for RCC_CSR register *******************/
2483 #define RCC_CSR_LSION ((uint32_t)0x00000001)
2484 #define RCC_CSR_LSIRDY ((uint32_t)0x00000002)
2485 #define RCC_CSR_RMVF ((uint32_t)0x01000000)
2486 #define RCC_CSR_BORRSTF ((uint32_t)0x02000000)
2487 #define RCC_CSR_PADRSTF ((uint32_t)0x04000000)
2488 #define RCC_CSR_PORRSTF ((uint32_t)0x08000000)
2489 #define RCC_CSR_SFTRSTF ((uint32_t)0x10000000)
2490 #define RCC_CSR_WDGRSTF ((uint32_t)0x20000000)
2491 #define RCC_CSR_WWDGRSTF ((uint32_t)0x40000000)
2492 #define RCC_CSR_LPWRRSTF ((uint32_t)0x80000000)
2493
2494 /******************** Bit definition for RCC_SSCGR register *****************/
2495 #define RCC_SSCGR_MODPER ((uint32_t)0x00001FFF)
2496 #define RCC_SSCGR_INCSTEP ((uint32_t)0x0FFFE000)
2497 #define RCC_SSCGR_SPREADSEL ((uint32_t)0x40000000)
2498 #define RCC_SSCGR_SSCGEN ((uint32_t)0x80000000)
2499
2500 /******************** Bit definition for RCC_PLLI2SCFGR register ************/
2501 #define RCC_PLLI2SCFGR_PLLI2SN ((uint32_t)0x00007FC0)
2502 #define RCC_PLLI2SCFGR_PLLI2SN_0 ((uint32_t)0x00000040)
2503 #define RCC_PLLI2SCFGR_PLLI2SN_1 ((uint32_t)0x00000080)
2504 #define RCC_PLLI2SCFGR_PLLI2SN_2 ((uint32_t)0x00000100)
2505 #define RCC_PLLI2SCFGR_PLLI2SN_3 ((uint32_t)0x00000200)
2506 #define RCC_PLLI2SCFGR_PLLI2SN_4 ((uint32_t)0x00000400)
2507 #define RCC_PLLI2SCFGR_PLLI2SN_5 ((uint32_t)0x00000800)
2508 #define RCC_PLLI2SCFGR_PLLI2SN_6 ((uint32_t)0x00001000)
2509 #define RCC_PLLI2SCFGR_PLLI2SN_7 ((uint32_t)0x00002000)
2510 #define RCC_PLLI2SCFGR_PLLI2SN_8 ((uint32_t)0x00004000)
2511
2512 #define RCC_PLLI2SCFGR_PLLI2SR ((uint32_t)0x70000000)
2513 #define RCC_PLLI2SCFGR_PLLI2SR_0 ((uint32_t)0x10000000)
2514 #define RCC_PLLI2SCFGR_PLLI2SR_1 ((uint32_t)0x20000000)
2515 #define RCC_PLLI2SCFGR_PLLI2SR_2 ((uint32_t)0x40000000)
2516
2517 /******************************************************************************/
2518 /* */
2519 /* Real-Time Clock (RTC) */
2520 /* */
2521 /******************************************************************************/
2522 /******************** Bits definition for RTC_TR register *******************/
2523 #define RTC_TR_PM ((uint32_t)0x00400000)
2524 #define RTC_TR_HT ((uint32_t)0x00300000)
2525 #define RTC_TR_HT_0 ((uint32_t)0x00100000)
2526 #define RTC_TR_HT_1 ((uint32_t)0x00200000)
2527 #define RTC_TR_HU ((uint32_t)0x000F0000)
2528 #define RTC_TR_HU_0 ((uint32_t)0x00010000)
2529 #define RTC_TR_HU_1 ((uint32_t)0x00020000)
2530 #define RTC_TR_HU_2 ((uint32_t)0x00040000)
2531 #define RTC_TR_HU_3 ((uint32_t)0x00080000)
2532 #define RTC_TR_MNT ((uint32_t)0x00007000)
2533 #define RTC_TR_MNT_0 ((uint32_t)0x00001000)
2534 #define RTC_TR_MNT_1 ((uint32_t)0x00002000)
2535 #define RTC_TR_MNT_2 ((uint32_t)0x00004000)
2536 #define RTC_TR_MNU ((uint32_t)0x00000F00)
2537 #define RTC_TR_MNU_0 ((uint32_t)0x00000100)
2538 #define RTC_TR_MNU_1 ((uint32_t)0x00000200)
2539 #define RTC_TR_MNU_2 ((uint32_t)0x00000400)
2540 #define RTC_TR_MNU_3 ((uint32_t)0x00000800)
2541 #define RTC_TR_ST ((uint32_t)0x00000070)
2542 #define RTC_TR_ST_0 ((uint32_t)0x00000010)
2543 #define RTC_TR_ST_1 ((uint32_t)0x00000020)
2544 #define RTC_TR_ST_2 ((uint32_t)0x00000040)
2545 #define RTC_TR_SU ((uint32_t)0x0000000F)
2546 #define RTC_TR_SU_0 ((uint32_t)0x00000001)
2547 #define RTC_TR_SU_1 ((uint32_t)0x00000002)
2548 #define RTC_TR_SU_2 ((uint32_t)0x00000004)
2549 #define RTC_TR_SU_3 ((uint32_t)0x00000008)
2550
2551 /******************** Bits definition for RTC_DR register *******************/
2552 #define RTC_DR_YT ((uint32_t)0x00F00000)
2553 #define RTC_DR_YT_0 ((uint32_t)0x00100000)
2554 #define RTC_DR_YT_1 ((uint32_t)0x00200000)
2555 #define RTC_DR_YT_2 ((uint32_t)0x00400000)
2556 #define RTC_DR_YT_3 ((uint32_t)0x00800000)
2557 #define RTC_DR_YU ((uint32_t)0x000F0000)
2558 #define RTC_DR_YU_0 ((uint32_t)0x00010000)
2559 #define RTC_DR_YU_1 ((uint32_t)0x00020000)
2560 #define RTC_DR_YU_2 ((uint32_t)0x00040000)
2561 #define RTC_DR_YU_3 ((uint32_t)0x00080000)
2562 #define RTC_DR_WDU ((uint32_t)0x0000E000)
2563 #define RTC_DR_WDU_0 ((uint32_t)0x00002000)
2564 #define RTC_DR_WDU_1 ((uint32_t)0x00004000)
2565 #define RTC_DR_WDU_2 ((uint32_t)0x00008000)
2566 #define RTC_DR_MT ((uint32_t)0x00001000)
2567 #define RTC_DR_MU ((uint32_t)0x00000F00)
2568 #define RTC_DR_MU_0 ((uint32_t)0x00000100)
2569 #define RTC_DR_MU_1 ((uint32_t)0x00000200)
2570 #define RTC_DR_MU_2 ((uint32_t)0x00000400)
2571 #define RTC_DR_MU_3 ((uint32_t)0x00000800)
2572 #define RTC_DR_DT ((uint32_t)0x00000030)
2573 #define RTC_DR_DT_0 ((uint32_t)0x00000010)
2574 #define RTC_DR_DT_1 ((uint32_t)0x00000020)
2575 #define RTC_DR_DU ((uint32_t)0x0000000F)
2576 #define RTC_DR_DU_0 ((uint32_t)0x00000001)
2577 #define RTC_DR_DU_1 ((uint32_t)0x00000002)
2578 #define RTC_DR_DU_2 ((uint32_t)0x00000004)
2579 #define RTC_DR_DU_3 ((uint32_t)0x00000008)
2580
2581 /******************** Bits definition for RTC_CR register *******************/
2582 #define RTC_CR_COE ((uint32_t)0x00800000)
2583 #define RTC_CR_OSEL ((uint32_t)0x00600000)
2584 #define RTC_CR_OSEL_0 ((uint32_t)0x00200000)
2585 #define RTC_CR_OSEL_1 ((uint32_t)0x00400000)
2586 #define RTC_CR_POL ((uint32_t)0x00100000)
2587 #define RTC_CR_COSEL ((uint32_t)0x00080000)
2588 #define RTC_CR_BCK ((uint32_t)0x00040000)
2589 #define RTC_CR_SUB1H ((uint32_t)0x00020000)
2590 #define RTC_CR_ADD1H ((uint32_t)0x00010000)
2591 #define RTC_CR_TSIE ((uint32_t)0x00008000)
2592 #define RTC_CR_WUTIE ((uint32_t)0x00004000)
2593 #define RTC_CR_ALRBIE ((uint32_t)0x00002000)
2594 #define RTC_CR_ALRAIE ((uint32_t)0x00001000)
2595 #define RTC_CR_TSE ((uint32_t)0x00000800)
2596 #define RTC_CR_WUTE ((uint32_t)0x00000400)
2597 #define RTC_CR_ALRBE ((uint32_t)0x00000200)
2598 #define RTC_CR_ALRAE ((uint32_t)0x00000100)
2599 #define RTC_CR_DCE ((uint32_t)0x00000080)
2600 #define RTC_CR_FMT ((uint32_t)0x00000040)
2601 #define RTC_CR_BYPSHAD ((uint32_t)0x00000020)
2602 #define RTC_CR_REFCKON ((uint32_t)0x00000010)
2603 #define RTC_CR_TSEDGE ((uint32_t)0x00000008)
2604 #define RTC_CR_WUCKSEL ((uint32_t)0x00000007)
2605 #define RTC_CR_WUCKSEL_0 ((uint32_t)0x00000001)
2606 #define RTC_CR_WUCKSEL_1 ((uint32_t)0x00000002)
2607 #define RTC_CR_WUCKSEL_2 ((uint32_t)0x00000004)
2608
2609 /******************** Bits definition for RTC_ISR register ******************/
2610 #define RTC_ISR_RECALPF ((uint32_t)0x00010000)
2611 #define RTC_ISR_TAMP1F ((uint32_t)0x00002000)
2612 #define RTC_ISR_TAMP2F ((uint32_t)0x00004000)
2613 #define RTC_ISR_TSOVF ((uint32_t)0x00001000)
2614 #define RTC_ISR_TSF ((uint32_t)0x00000800)
2615 #define RTC_ISR_WUTF ((uint32_t)0x00000400)
2616 #define RTC_ISR_ALRBF ((uint32_t)0x00000200)
2617 #define RTC_ISR_ALRAF ((uint32_t)0x00000100)
2618 #define RTC_ISR_INIT ((uint32_t)0x00000080)
2619 #define RTC_ISR_INITF ((uint32_t)0x00000040)
2620 #define RTC_ISR_RSF ((uint32_t)0x00000020)
2621 #define RTC_ISR_INITS ((uint32_t)0x00000010)
2622 #define RTC_ISR_SHPF ((uint32_t)0x00000008)
2623 #define RTC_ISR_WUTWF ((uint32_t)0x00000004)
2624 #define RTC_ISR_ALRBWF ((uint32_t)0x00000002)
2625 #define RTC_ISR_ALRAWF ((uint32_t)0x00000001)
2626
2627 /******************** Bits definition for RTC_PRER register *****************/
2628 #define RTC_PRER_PREDIV_A ((uint32_t)0x007F0000)
2629 #define RTC_PRER_PREDIV_S ((uint32_t)0x00001FFF)
2630
2631 /******************** Bits definition for RTC_WUTR register *****************/
2632 #define RTC_WUTR_WUT ((uint32_t)0x0000FFFF)
2633
2634 /******************** Bits definition for RTC_CALIBR register ***************/
2635 #define RTC_CALIBR_DCS ((uint32_t)0x00000080)
2636 #define RTC_CALIBR_DC ((uint32_t)0x0000001F)
2637
2638 /******************** Bits definition for RTC_ALRMAR register ***************/
2639 #define RTC_ALRMAR_MSK4 ((uint32_t)0x80000000)
2640 #define RTC_ALRMAR_WDSEL ((uint32_t)0x40000000)
2641 #define RTC_ALRMAR_DT ((uint32_t)0x30000000)
2642 #define RTC_ALRMAR_DT_0 ((uint32_t)0x10000000)
2643 #define RTC_ALRMAR_DT_1 ((uint32_t)0x20000000)
2644 #define RTC_ALRMAR_DU ((uint32_t)0x0F000000)
2645 #define RTC_ALRMAR_DU_0 ((uint32_t)0x01000000)
2646 #define RTC_ALRMAR_DU_1 ((uint32_t)0x02000000)
2647 #define RTC_ALRMAR_DU_2 ((uint32_t)0x04000000)
2648 #define RTC_ALRMAR_DU_3 ((uint32_t)0x08000000)
2649 #define RTC_ALRMAR_MSK3 ((uint32_t)0x00800000)
2650 #define RTC_ALRMAR_PM ((uint32_t)0x00400000)
2651 #define RTC_ALRMAR_HT ((uint32_t)0x00300000)
2652 #define RTC_ALRMAR_HT_0 ((uint32_t)0x00100000)
2653 #define RTC_ALRMAR_HT_1 ((uint32_t)0x00200000)
2654 #define RTC_ALRMAR_HU ((uint32_t)0x000F0000)
2655 #define RTC_ALRMAR_HU_0 ((uint32_t)0x00010000)
2656 #define RTC_ALRMAR_HU_1 ((uint32_t)0x00020000)
2657 #define RTC_ALRMAR_HU_2 ((uint32_t)0x00040000)
2658 #define RTC_ALRMAR_HU_3 ((uint32_t)0x00080000)
2659 #define RTC_ALRMAR_MSK2 ((uint32_t)0x00008000)
2660 #define RTC_ALRMAR_MNT ((uint32_t)0x00007000)
2661 #define RTC_ALRMAR_MNT_0 ((uint32_t)0x00001000)
2662 #define RTC_ALRMAR_MNT_1 ((uint32_t)0x00002000)
2663 #define RTC_ALRMAR_MNT_2 ((uint32_t)0x00004000)
2664 #define RTC_ALRMAR_MNU ((uint32_t)0x00000F00)
2665 #define RTC_ALRMAR_MNU_0 ((uint32_t)0x00000100)
2666 #define RTC_ALRMAR_MNU_1 ((uint32_t)0x00000200)
2667 #define RTC_ALRMAR_MNU_2 ((uint32_t)0x00000400)
2668 #define RTC_ALRMAR_MNU_3 ((uint32_t)0x00000800)
2669 #define RTC_ALRMAR_MSK1 ((uint32_t)0x00000080)
2670 #define RTC_ALRMAR_ST ((uint32_t)0x00000070)
2671 #define RTC_ALRMAR_ST_0 ((uint32_t)0x00000010)
2672 #define RTC_ALRMAR_ST_1 ((uint32_t)0x00000020)
2673 #define RTC_ALRMAR_ST_2 ((uint32_t)0x00000040)
2674 #define RTC_ALRMAR_SU ((uint32_t)0x0000000F)
2675 #define RTC_ALRMAR_SU_0 ((uint32_t)0x00000001)
2676 #define RTC_ALRMAR_SU_1 ((uint32_t)0x00000002)
2677 #define RTC_ALRMAR_SU_2 ((uint32_t)0x00000004)
2678 #define RTC_ALRMAR_SU_3 ((uint32_t)0x00000008)
2679
2680 /******************** Bits definition for RTC_ALRMBR register ***************/
2681 #define RTC_ALRMBR_MSK4 ((uint32_t)0x80000000)
2682 #define RTC_ALRMBR_WDSEL ((uint32_t)0x40000000)
2683 #define RTC_ALRMBR_DT ((uint32_t)0x30000000)
2684 #define RTC_ALRMBR_DT_0 ((uint32_t)0x10000000)
2685 #define RTC_ALRMBR_DT_1 ((uint32_t)0x20000000)
2686 #define RTC_ALRMBR_DU ((uint32_t)0x0F000000)
2687 #define RTC_ALRMBR_DU_0 ((uint32_t)0x01000000)
2688 #define RTC_ALRMBR_DU_1 ((uint32_t)0x02000000)
2689 #define RTC_ALRMBR_DU_2 ((uint32_t)0x04000000)
2690 #define RTC_ALRMBR_DU_3 ((uint32_t)0x08000000)
2691 #define RTC_ALRMBR_MSK3 ((uint32_t)0x00800000)
2692 #define RTC_ALRMBR_PM ((uint32_t)0x00400000)
2693 #define RTC_ALRMBR_HT ((uint32_t)0x00300000)
2694 #define RTC_ALRMBR_HT_0 ((uint32_t)0x00100000)
2695 #define RTC_ALRMBR_HT_1 ((uint32_t)0x00200000)
2696 #define RTC_ALRMBR_HU ((uint32_t)0x000F0000)
2697 #define RTC_ALRMBR_HU_0 ((uint32_t)0x00010000)
2698 #define RTC_ALRMBR_HU_1 ((uint32_t)0x00020000)
2699 #define RTC_ALRMBR_HU_2 ((uint32_t)0x00040000)
2700 #define RTC_ALRMBR_HU_3 ((uint32_t)0x00080000)
2701 #define RTC_ALRMBR_MSK2 ((uint32_t)0x00008000)
2702 #define RTC_ALRMBR_MNT ((uint32_t)0x00007000)
2703 #define RTC_ALRMBR_MNT_0 ((uint32_t)0x00001000)
2704 #define RTC_ALRMBR_MNT_1 ((uint32_t)0x00002000)
2705 #define RTC_ALRMBR_MNT_2 ((uint32_t)0x00004000)
2706 #define RTC_ALRMBR_MNU ((uint32_t)0x00000F00)
2707 #define RTC_ALRMBR_MNU_0 ((uint32_t)0x00000100)
2708 #define RTC_ALRMBR_MNU_1 ((uint32_t)0x00000200)
2709 #define RTC_ALRMBR_MNU_2 ((uint32_t)0x00000400)
2710 #define RTC_ALRMBR_MNU_3 ((uint32_t)0x00000800)
2711 #define RTC_ALRMBR_MSK1 ((uint32_t)0x00000080)
2712 #define RTC_ALRMBR_ST ((uint32_t)0x00000070)
2713 #define RTC_ALRMBR_ST_0 ((uint32_t)0x00000010)
2714 #define RTC_ALRMBR_ST_1 ((uint32_t)0x00000020)
2715 #define RTC_ALRMBR_ST_2 ((uint32_t)0x00000040)
2716 #define RTC_ALRMBR_SU ((uint32_t)0x0000000F)
2717 #define RTC_ALRMBR_SU_0 ((uint32_t)0x00000001)
2718 #define RTC_ALRMBR_SU_1 ((uint32_t)0x00000002)
2719 #define RTC_ALRMBR_SU_2 ((uint32_t)0x00000004)
2720 #define RTC_ALRMBR_SU_3 ((uint32_t)0x00000008)
2721
2722 /******************** Bits definition for RTC_WPR register ******************/
2723 #define RTC_WPR_KEY ((uint32_t)0x000000FF)
2724
2725 /******************** Bits definition for RTC_SSR register ******************/
2726 #define RTC_SSR_SS ((uint32_t)0x0000FFFF)
2727
2728 /******************** Bits definition for RTC_SHIFTR register ***************/
2729 #define RTC_SHIFTR_SUBFS ((uint32_t)0x00007FFF)
2730 #define RTC_SHIFTR_ADD1S ((uint32_t)0x80000000)
2731
2732 /******************** Bits definition for RTC_TSTR register *****************/
2733 #define RTC_TSTR_PM ((uint32_t)0x00400000)
2734 #define RTC_TSTR_HT ((uint32_t)0x00300000)
2735 #define RTC_TSTR_HT_0 ((uint32_t)0x00100000)
2736 #define RTC_TSTR_HT_1 ((uint32_t)0x00200000)
2737 #define RTC_TSTR_HU ((uint32_t)0x000F0000)
2738 #define RTC_TSTR_HU_0 ((uint32_t)0x00010000)
2739 #define RTC_TSTR_HU_1 ((uint32_t)0x00020000)
2740 #define RTC_TSTR_HU_2 ((uint32_t)0x00040000)
2741 #define RTC_TSTR_HU_3 ((uint32_t)0x00080000)
2742 #define RTC_TSTR_MNT ((uint32_t)0x00007000)
2743 #define RTC_TSTR_MNT_0 ((uint32_t)0x00001000)
2744 #define RTC_TSTR_MNT_1 ((uint32_t)0x00002000)
2745 #define RTC_TSTR_MNT_2 ((uint32_t)0x00004000)
2746 #define RTC_TSTR_MNU ((uint32_t)0x00000F00)
2747 #define RTC_TSTR_MNU_0 ((uint32_t)0x00000100)
2748 #define RTC_TSTR_MNU_1 ((uint32_t)0x00000200)
2749 #define RTC_TSTR_MNU_2 ((uint32_t)0x00000400)
2750 #define RTC_TSTR_MNU_3 ((uint32_t)0x00000800)
2751 #define RTC_TSTR_ST ((uint32_t)0x00000070)
2752 #define RTC_TSTR_ST_0 ((uint32_t)0x00000010)
2753 #define RTC_TSTR_ST_1 ((uint32_t)0x00000020)
2754 #define RTC_TSTR_ST_2 ((uint32_t)0x00000040)
2755 #define RTC_TSTR_SU ((uint32_t)0x0000000F)
2756 #define RTC_TSTR_SU_0 ((uint32_t)0x00000001)
2757 #define RTC_TSTR_SU_1 ((uint32_t)0x00000002)
2758 #define RTC_TSTR_SU_2 ((uint32_t)0x00000004)
2759 #define RTC_TSTR_SU_3 ((uint32_t)0x00000008)
2760
2761 /******************** Bits definition for RTC_TSDR register *****************/
2762 #define RTC_TSDR_WDU ((uint32_t)0x0000E000)
2763 #define RTC_TSDR_WDU_0 ((uint32_t)0x00002000)
2764 #define RTC_TSDR_WDU_1 ((uint32_t)0x00004000)
2765 #define RTC_TSDR_WDU_2 ((uint32_t)0x00008000)
2766 #define RTC_TSDR_MT ((uint32_t)0x00001000)
2767 #define RTC_TSDR_MU ((uint32_t)0x00000F00)
2768 #define RTC_TSDR_MU_0 ((uint32_t)0x00000100)
2769 #define RTC_TSDR_MU_1 ((uint32_t)0x00000200)
2770 #define RTC_TSDR_MU_2 ((uint32_t)0x00000400)
2771 #define RTC_TSDR_MU_3 ((uint32_t)0x00000800)
2772 #define RTC_TSDR_DT ((uint32_t)0x00000030)
2773 #define RTC_TSDR_DT_0 ((uint32_t)0x00000010)
2774 #define RTC_TSDR_DT_1 ((uint32_t)0x00000020)
2775 #define RTC_TSDR_DU ((uint32_t)0x0000000F)
2776 #define RTC_TSDR_DU_0 ((uint32_t)0x00000001)
2777 #define RTC_TSDR_DU_1 ((uint32_t)0x00000002)
2778 #define RTC_TSDR_DU_2 ((uint32_t)0x00000004)
2779 #define RTC_TSDR_DU_3 ((uint32_t)0x00000008)
2780
2781 /******************** Bits definition for RTC_TSSSR register ****************/
2782 #define RTC_TSSSR_SS ((uint32_t)0x0000FFFF)
2783
2784 /******************** Bits definition for RTC_CAL register *****************/
2785 #define RTC_CALR_CALP ((uint32_t)0x00008000)
2786 #define RTC_CALR_CALW8 ((uint32_t)0x00004000)
2787 #define RTC_CALR_CALW16 ((uint32_t)0x00002000)
2788 #define RTC_CALR_CALM ((uint32_t)0x000001FF)
2789 #define RTC_CALR_CALM_0 ((uint32_t)0x00000001)
2790 #define RTC_CALR_CALM_1 ((uint32_t)0x00000002)
2791 #define RTC_CALR_CALM_2 ((uint32_t)0x00000004)
2792 #define RTC_CALR_CALM_3 ((uint32_t)0x00000008)
2793 #define RTC_CALR_CALM_4 ((uint32_t)0x00000010)
2794 #define RTC_CALR_CALM_5 ((uint32_t)0x00000020)
2795 #define RTC_CALR_CALM_6 ((uint32_t)0x00000040)
2796 #define RTC_CALR_CALM_7 ((uint32_t)0x00000080)
2797 #define RTC_CALR_CALM_8 ((uint32_t)0x00000100)
2798
2799 /******************** Bits definition for RTC_TAFCR register ****************/
2800 #define RTC_TAFCR_ALARMOUTTYPE ((uint32_t)0x00040000)
2801 #define RTC_TAFCR_TSINSEL ((uint32_t)0x00020000)
2802 #define RTC_TAFCR_TAMPINSEL ((uint32_t)0x00010000)
2803 #define RTC_TAFCR_TAMPPUDIS ((uint32_t)0x00008000)
2804 #define RTC_TAFCR_TAMPPRCH ((uint32_t)0x00006000)
2805 #define RTC_TAFCR_TAMPPRCH_0 ((uint32_t)0x00002000)
2806 #define RTC_TAFCR_TAMPPRCH_1 ((uint32_t)0x00004000)
2807 #define RTC_TAFCR_TAMPFLT ((uint32_t)0x00001800)
2808 #define RTC_TAFCR_TAMPFLT_0 ((uint32_t)0x00000800)
2809 #define RTC_TAFCR_TAMPFLT_1 ((uint32_t)0x00001000)
2810 #define RTC_TAFCR_TAMPFREQ ((uint32_t)0x00000700)
2811 #define RTC_TAFCR_TAMPFREQ_0 ((uint32_t)0x00000100)
2812 #define RTC_TAFCR_TAMPFREQ_1 ((uint32_t)0x00000200)
2813 #define RTC_TAFCR_TAMPFREQ_2 ((uint32_t)0x00000400)
2814 #define RTC_TAFCR_TAMPTS ((uint32_t)0x00000080)
2815 #define RTC_TAFCR_TAMP2TRG ((uint32_t)0x00000010)
2816 #define RTC_TAFCR_TAMP2E ((uint32_t)0x00000008)
2817 #define RTC_TAFCR_TAMPIE ((uint32_t)0x00000004)
2818 #define RTC_TAFCR_TAMP1TRG ((uint32_t)0x00000002)
2819 #define RTC_TAFCR_TAMP1E ((uint32_t)0x00000001)
2820
2821 /******************** Bits definition for RTC_ALRMASSR register *************/
2822 #define RTC_ALRMASSR_MASKSS ((uint32_t)0x0F000000)
2823 #define RTC_ALRMASSR_MASKSS_0 ((uint32_t)0x01000000)
2824 #define RTC_ALRMASSR_MASKSS_1 ((uint32_t)0x02000000)
2825 #define RTC_ALRMASSR_MASKSS_2 ((uint32_t)0x04000000)
2826 #define RTC_ALRMASSR_MASKSS_3 ((uint32_t)0x08000000)
2827 #define RTC_ALRMASSR_SS ((uint32_t)0x00007FFF)
2828
2829 /******************** Bits definition for RTC_ALRMBSSR register *************/
2830 #define RTC_ALRMBSSR_MASKSS ((uint32_t)0x0F000000)
2831 #define RTC_ALRMBSSR_MASKSS_0 ((uint32_t)0x01000000)
2832 #define RTC_ALRMBSSR_MASKSS_1 ((uint32_t)0x02000000)
2833 #define RTC_ALRMBSSR_MASKSS_2 ((uint32_t)0x04000000)
2834 #define RTC_ALRMBSSR_MASKSS_3 ((uint32_t)0x08000000)
2835 #define RTC_ALRMBSSR_SS ((uint32_t)0x00007FFF)
2836
2837 /******************** Bits definition for RTC_BKP0R register ****************/
2838 #define RTC_BKP0R ((uint32_t)0xFFFFFFFF)
2839
2840 /******************** Bits definition for RTC_BKP1R register ****************/
2841 #define RTC_BKP1R ((uint32_t)0xFFFFFFFF)
2842
2843 /******************** Bits definition for RTC_BKP2R register ****************/
2844 #define RTC_BKP2R ((uint32_t)0xFFFFFFFF)
2845
2846 /******************** Bits definition for RTC_BKP3R register ****************/
2847 #define RTC_BKP3R ((uint32_t)0xFFFFFFFF)
2848
2849 /******************** Bits definition for RTC_BKP4R register ****************/
2850 #define RTC_BKP4R ((uint32_t)0xFFFFFFFF)
2851
2852 /******************** Bits definition for RTC_BKP5R register ****************/
2853 #define RTC_BKP5R ((uint32_t)0xFFFFFFFF)
2854
2855 /******************** Bits definition for RTC_BKP6R register ****************/
2856 #define RTC_BKP6R ((uint32_t)0xFFFFFFFF)
2857
2858 /******************** Bits definition for RTC_BKP7R register ****************/
2859 #define RTC_BKP7R ((uint32_t)0xFFFFFFFF)
2860
2861 /******************** Bits definition for RTC_BKP8R register ****************/
2862 #define RTC_BKP8R ((uint32_t)0xFFFFFFFF)
2863
2864 /******************** Bits definition for RTC_BKP9R register ****************/
2865 #define RTC_BKP9R ((uint32_t)0xFFFFFFFF)
2866
2867 /******************** Bits definition for RTC_BKP10R register ***************/
2868 #define RTC_BKP10R ((uint32_t)0xFFFFFFFF)
2869
2870 /******************** Bits definition for RTC_BKP11R register ***************/
2871 #define RTC_BKP11R ((uint32_t)0xFFFFFFFF)
2872
2873 /******************** Bits definition for RTC_BKP12R register ***************/
2874 #define RTC_BKP12R ((uint32_t)0xFFFFFFFF)
2875
2876 /******************** Bits definition for RTC_BKP13R register ***************/
2877 #define RTC_BKP13R ((uint32_t)0xFFFFFFFF)
2878
2879 /******************** Bits definition for RTC_BKP14R register ***************/
2880 #define RTC_BKP14R ((uint32_t)0xFFFFFFFF)
2881
2882 /******************** Bits definition for RTC_BKP15R register ***************/
2883 #define RTC_BKP15R ((uint32_t)0xFFFFFFFF)
2884
2885 /******************** Bits definition for RTC_BKP16R register ***************/
2886 #define RTC_BKP16R ((uint32_t)0xFFFFFFFF)
2887
2888 /******************** Bits definition for RTC_BKP17R register ***************/
2889 #define RTC_BKP17R ((uint32_t)0xFFFFFFFF)
2890
2891 /******************** Bits definition for RTC_BKP18R register ***************/
2892 #define RTC_BKP18R ((uint32_t)0xFFFFFFFF)
2893
2894 /******************** Bits definition for RTC_BKP19R register ***************/
2895 #define RTC_BKP19R ((uint32_t)0xFFFFFFFF)
2896
2897
2898
2899 /******************************************************************************/
2900 /* */
2901 /* SD host Interface */
2902 /* */
2903 /******************************************************************************/
2904 /****************** Bit definition for SDIO_POWER register ******************/
2905 #define SDIO_POWER_PWRCTRL ((uint32_t)0x03) /*!<PWRCTRL[1:0] bits (Power supply control bits) */
2906 #define SDIO_POWER_PWRCTRL_0 ((uint32_t)0x01) /*!<Bit 0 */
2907 #define SDIO_POWER_PWRCTRL_1 ((uint32_t)0x02) /*!<Bit 1 */
2908
2909 /****************** Bit definition for SDIO_CLKCR register ******************/
2910 #define SDIO_CLKCR_CLKDIV ((uint32_t)0x00FF) /*!<Clock divide factor */
2911 #define SDIO_CLKCR_CLKEN ((uint32_t)0x0100) /*!<Clock enable bit */
2912 #define SDIO_CLKCR_PWRSAV ((uint32_t)0x0200) /*!<Power saving configuration bit */
2913 #define SDIO_CLKCR_BYPASS ((uint32_t)0x0400) /*!<Clock divider bypass enable bit */
2914
2915 #define SDIO_CLKCR_WIDBUS ((uint32_t)0x1800) /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
2916 #define SDIO_CLKCR_WIDBUS_0 ((uint32_t)0x0800) /*!<Bit 0 */
2917 #define SDIO_CLKCR_WIDBUS_1 ((uint32_t)0x1000) /*!<Bit 1 */
2918
2919 #define SDIO_CLKCR_NEGEDGE ((uint32_t)0x2000) /*!<SDIO_CK dephasing selection bit */
2920 #define SDIO_CLKCR_HWFC_EN ((uint32_t)0x4000) /*!<HW Flow Control enable */
2921
2922 /******************* Bit definition for SDIO_ARG register *******************/
2923 #define SDIO_ARG_CMDARG ((uint32_t)0xFFFFFFFF) /*!<Command argument */
2924
2925 /******************* Bit definition for SDIO_CMD register *******************/
2926 #define SDIO_CMD_CMDINDEX ((uint32_t)0x003F) /*!<Command Index */
2927
2928 #define SDIO_CMD_WAITRESP ((uint32_t)0x00C0) /*!<WAITRESP[1:0] bits (Wait for response bits) */
2929 #define SDIO_CMD_WAITRESP_0 ((uint32_t)0x0040) /*!< Bit 0 */
2930 #define SDIO_CMD_WAITRESP_1 ((uint32_t)0x0080) /*!< Bit 1 */
2931
2932 #define SDIO_CMD_WAITINT ((uint32_t)0x0100) /*!<CPSM Waits for Interrupt Request */
2933 #define SDIO_CMD_WAITPEND ((uint32_t)0x0200) /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
2934 #define SDIO_CMD_CPSMEN ((uint32_t)0x0400) /*!<Command path state machine (CPSM) Enable bit */
2935 #define SDIO_CMD_SDIOSUSPEND ((uint32_t)0x0800) /*!<SD I/O suspend command */
2936 #define SDIO_CMD_ENCMDCOMPL ((uint32_t)0x1000) /*!<Enable CMD completion */
2937 #define SDIO_CMD_NIEN ((uint32_t)0x2000) /*!<Not Interrupt Enable */
2938 #define SDIO_CMD_CEATACMD ((uint32_t)0x4000) /*!<CE-ATA command */
2939
2940 /***************** Bit definition for SDIO_RESPCMD register *****************/
2941 #define SDIO_RESPCMD_RESPCMD ((uint32_t)0x3F) /*!<Response command index */
2942
2943 /****************** Bit definition for SDIO_RESP0 register ******************/
2944 #define SDIO_RESP0_CARDSTATUS0 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
2945
2946 /****************** Bit definition for SDIO_RESP1 register ******************/
2947 #define SDIO_RESP1_CARDSTATUS1 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
2948
2949 /****************** Bit definition for SDIO_RESP2 register ******************/
2950 #define SDIO_RESP2_CARDSTATUS2 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
2951
2952 /****************** Bit definition for SDIO_RESP3 register ******************/
2953 #define SDIO_RESP3_CARDSTATUS3 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
2954
2955 /****************** Bit definition for SDIO_RESP4 register ******************/
2956 #define SDIO_RESP4_CARDSTATUS4 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
2957
2958 /****************** Bit definition for SDIO_DTIMER register *****************/
2959 #define SDIO_DTIMER_DATATIME ((uint32_t)0xFFFFFFFF) /*!<Data timeout period. */
2960
2961 /****************** Bit definition for SDIO_DLEN register *******************/
2962 #define SDIO_DLEN_DATALENGTH ((uint32_t)0x01FFFFFF) /*!<Data length value */
2963
2964 /****************** Bit definition for SDIO_DCTRL register ******************/
2965 #define SDIO_DCTRL_DTEN ((uint32_t)0x0001) /*!<Data transfer enabled bit */
2966 #define SDIO_DCTRL_DTDIR ((uint32_t)0x0002) /*!<Data transfer direction selection */
2967 #define SDIO_DCTRL_DTMODE ((uint32_t)0x0004) /*!<Data transfer mode selection */
2968 #define SDIO_DCTRL_DMAEN ((uint32_t)0x0008) /*!<DMA enabled bit */
2969
2970 #define SDIO_DCTRL_DBLOCKSIZE ((uint32_t)0x00F0) /*!<DBLOCKSIZE[3:0] bits (Data block size) */
2971 #define SDIO_DCTRL_DBLOCKSIZE_0 ((uint32_t)0x0010) /*!<Bit 0 */
2972 #define SDIO_DCTRL_DBLOCKSIZE_1 ((uint32_t)0x0020) /*!<Bit 1 */
2973 #define SDIO_DCTRL_DBLOCKSIZE_2 ((uint32_t)0x0040) /*!<Bit 2 */
2974 #define SDIO_DCTRL_DBLOCKSIZE_3 ((uint32_t)0x0080) /*!<Bit 3 */
2975
2976 #define SDIO_DCTRL_RWSTART ((uint32_t)0x0100) /*!<Read wait start */
2977 #define SDIO_DCTRL_RWSTOP ((uint32_t)0x0200) /*!<Read wait stop */
2978 #define SDIO_DCTRL_RWMOD ((uint32_t)0x0400) /*!<Read wait mode */
2979 #define SDIO_DCTRL_SDIOEN ((uint32_t)0x0800) /*!<SD I/O enable functions */
2980
2981 /****************** Bit definition for SDIO_DCOUNT register *****************/
2982 #define SDIO_DCOUNT_DATACOUNT ((uint32_t)0x01FFFFFF) /*!<Data count value */
2983
2984 /****************** Bit definition for SDIO_STA register ********************/
2985 #define SDIO_STA_CCRCFAIL ((uint32_t)0x00000001) /*!<Command response received (CRC check failed) */
2986 #define SDIO_STA_DCRCFAIL ((uint32_t)0x00000002) /*!<Data block sent/received (CRC check failed) */
2987 #define SDIO_STA_CTIMEOUT ((uint32_t)0x00000004) /*!<Command response timeout */
2988 #define SDIO_STA_DTIMEOUT ((uint32_t)0x00000008) /*!<Data timeout */
2989 #define SDIO_STA_TXUNDERR ((uint32_t)0x00000010) /*!<Transmit FIFO underrun error */
2990 #define SDIO_STA_RXOVERR ((uint32_t)0x00000020) /*!<Received FIFO overrun error */
2991 #define SDIO_STA_CMDREND ((uint32_t)0x00000040) /*!<Command response received (CRC check passed) */
2992 #define SDIO_STA_CMDSENT ((uint32_t)0x00000080) /*!<Command sent (no response required) */
2993 #define SDIO_STA_DATAEND ((uint32_t)0x00000100) /*!<Data end (data counter, SDIDCOUNT, is zero) */
2994 #define SDIO_STA_STBITERR ((uint32_t)0x00000200) /*!<Start bit not detected on all data signals in wide bus mode */
2995 #define SDIO_STA_DBCKEND ((uint32_t)0x00000400) /*!<Data block sent/received (CRC check passed) */
2996 #define SDIO_STA_CMDACT ((uint32_t)0x00000800) /*!<Command transfer in progress */
2997 #define SDIO_STA_TXACT ((uint32_t)0x00001000) /*!<Data transmit in progress */
2998 #define SDIO_STA_RXACT ((uint32_t)0x00002000) /*!<Data receive in progress */
2999 #define SDIO_STA_TXFIFOHE ((uint32_t)0x00004000) /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
3000 #define SDIO_STA_RXFIFOHF ((uint32_t)0x00008000) /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
3001 #define SDIO_STA_TXFIFOF ((uint32_t)0x00010000) /*!<Transmit FIFO full */
3002 #define SDIO_STA_RXFIFOF ((uint32_t)0x00020000) /*!<Receive FIFO full */
3003 #define SDIO_STA_TXFIFOE ((uint32_t)0x00040000) /*!<Transmit FIFO empty */
3004 #define SDIO_STA_RXFIFOE ((uint32_t)0x00080000) /*!<Receive FIFO empty */
3005 #define SDIO_STA_TXDAVL ((uint32_t)0x00100000) /*!<Data available in transmit FIFO */
3006 #define SDIO_STA_RXDAVL ((uint32_t)0x00200000) /*!<Data available in receive FIFO */
3007 #define SDIO_STA_SDIOIT ((uint32_t)0x00400000) /*!<SDIO interrupt received */
3008 #define SDIO_STA_CEATAEND ((uint32_t)0x00800000) /*!<CE-ATA command completion signal received for CMD61 */
3009
3010 /******************* Bit definition for SDIO_ICR register *******************/
3011 #define SDIO_ICR_CCRCFAILC ((uint32_t)0x00000001) /*!<CCRCFAIL flag clear bit */
3012 #define SDIO_ICR_DCRCFAILC ((uint32_t)0x00000002) /*!<DCRCFAIL flag clear bit */
3013 #define SDIO_ICR_CTIMEOUTC ((uint32_t)0x00000004) /*!<CTIMEOUT flag clear bit */
3014 #define SDIO_ICR_DTIMEOUTC ((uint32_t)0x00000008) /*!<DTIMEOUT flag clear bit */
3015 #define SDIO_ICR_TXUNDERRC ((uint32_t)0x00000010) /*!<TXUNDERR flag clear bit */
3016 #define SDIO_ICR_RXOVERRC ((uint32_t)0x00000020) /*!<RXOVERR flag clear bit */
3017 #define SDIO_ICR_CMDRENDC ((uint32_t)0x00000040) /*!<CMDREND flag clear bit */
3018 #define SDIO_ICR_CMDSENTC ((uint32_t)0x00000080) /*!<CMDSENT flag clear bit */
3019 #define SDIO_ICR_DATAENDC ((uint32_t)0x00000100) /*!<DATAEND flag clear bit */
3020 #define SDIO_ICR_STBITERRC ((uint32_t)0x00000200) /*!<STBITERR flag clear bit */
3021 #define SDIO_ICR_DBCKENDC ((uint32_t)0x00000400) /*!<DBCKEND flag clear bit */
3022 #define SDIO_ICR_SDIOITC ((uint32_t)0x00400000) /*!<SDIOIT flag clear bit */
3023 #define SDIO_ICR_CEATAENDC ((uint32_t)0x00800000) /*!<CEATAEND flag clear bit */
3024
3025 /****************** Bit definition for SDIO_MASK register *******************/
3026 #define SDIO_MASK_CCRCFAILIE ((uint32_t)0x00000001) /*!<Command CRC Fail Interrupt Enable */
3027 #define SDIO_MASK_DCRCFAILIE ((uint32_t)0x00000002) /*!<Data CRC Fail Interrupt Enable */
3028 #define SDIO_MASK_CTIMEOUTIE ((uint32_t)0x00000004) /*!<Command TimeOut Interrupt Enable */
3029 #define SDIO_MASK_DTIMEOUTIE ((uint32_t)0x00000008) /*!<Data TimeOut Interrupt Enable */
3030 #define SDIO_MASK_TXUNDERRIE ((uint32_t)0x00000010) /*!<Tx FIFO UnderRun Error Interrupt Enable */
3031 #define SDIO_MASK_RXOVERRIE ((uint32_t)0x00000020) /*!<Rx FIFO OverRun Error Interrupt Enable */
3032 #define SDIO_MASK_CMDRENDIE ((uint32_t)0x00000040) /*!<Command Response Received Interrupt Enable */
3033 #define SDIO_MASK_CMDSENTIE ((uint32_t)0x00000080) /*!<Command Sent Interrupt Enable */
3034 #define SDIO_MASK_DATAENDIE ((uint32_t)0x00000100) /*!<Data End Interrupt Enable */
3035 #define SDIO_MASK_STBITERRIE ((uint32_t)0x00000200) /*!<Start Bit Error Interrupt Enable */
3036 #define SDIO_MASK_DBCKENDIE ((uint32_t)0x00000400) /*!<Data Block End Interrupt Enable */
3037 #define SDIO_MASK_CMDACTIE ((uint32_t)0x00000800) /*!<CCommand Acting Interrupt Enable */
3038 #define SDIO_MASK_TXACTIE ((uint32_t)0x00001000) /*!<Data Transmit Acting Interrupt Enable */
3039 #define SDIO_MASK_RXACTIE ((uint32_t)0x00002000) /*!<Data receive acting interrupt enabled */
3040 #define SDIO_MASK_TXFIFOHEIE ((uint32_t)0x00004000) /*!<Tx FIFO Half Empty interrupt Enable */
3041 #define SDIO_MASK_RXFIFOHFIE ((uint32_t)0x00008000) /*!<Rx FIFO Half Full interrupt Enable */
3042 #define SDIO_MASK_TXFIFOFIE ((uint32_t)0x00010000) /*!<Tx FIFO Full interrupt Enable */
3043 #define SDIO_MASK_RXFIFOFIE ((uint32_t)0x00020000) /*!<Rx FIFO Full interrupt Enable */
3044 #define SDIO_MASK_TXFIFOEIE ((uint32_t)0x00040000) /*!<Tx FIFO Empty interrupt Enable */
3045 #define SDIO_MASK_RXFIFOEIE ((uint32_t)0x00080000) /*!<Rx FIFO Empty interrupt Enable */
3046 #define SDIO_MASK_TXDAVLIE ((uint32_t)0x00100000) /*!<Data available in Tx FIFO interrupt Enable */
3047 #define SDIO_MASK_RXDAVLIE ((uint32_t)0x00200000) /*!<Data available in Rx FIFO interrupt Enable */
3048 #define SDIO_MASK_SDIOITIE ((uint32_t)0x00400000) /*!<SDIO Mode Interrupt Received interrupt Enable */
3049 #define SDIO_MASK_CEATAENDIE ((uint32_t)0x00800000) /*!<CE-ATA command completion signal received Interrupt Enable */
3050
3051 /***************** Bit definition for SDIO_FIFOCNT register *****************/
3052 #define SDIO_FIFOCNT_FIFOCOUNT ((uint32_t)0x00FFFFFF) /*!<Remaining number of words to be written to or read from the FIFO */
3053
3054 /****************** Bit definition for SDIO_FIFO register *******************/
3055 #define SDIO_FIFO_FIFODATA ((uint32_t)0xFFFFFFFF) /*!<Receive and transmit FIFO data */
3056
3057 /******************************************************************************/
3058 /* */
3059 /* Serial Peripheral Interface */
3060 /* */
3061 /******************************************************************************/
3062 /******************* Bit definition for SPI_CR1 register ********************/
3063 #define SPI_CR1_CPHA ((uint32_t)0x00000001) /*!<Clock Phase */
3064 #define SPI_CR1_CPOL ((uint32_t)0x00000002) /*!<Clock Polarity */
3065 #define SPI_CR1_MSTR ((uint32_t)0x00000004) /*!<Master Selection */
3066
3067 #define SPI_CR1_BR ((uint32_t)0x00000038) /*!<BR[2:0] bits (Baud Rate Control) */
3068 #define SPI_CR1_BR_0 ((uint32_t)0x00000008) /*!<Bit 0 */
3069 #define SPI_CR1_BR_1 ((uint32_t)0x00000010) /*!<Bit 1 */
3070 #define SPI_CR1_BR_2 ((uint32_t)0x00000020) /*!<Bit 2 */
3071
3072 #define SPI_CR1_SPE ((uint32_t)0x00000040) /*!<SPI Enable */
3073 #define SPI_CR1_LSBFIRST ((uint32_t)0x00000080) /*!<Frame Format */
3074 #define SPI_CR1_SSI ((uint32_t)0x00000100) /*!<Internal slave select */
3075 #define SPI_CR1_SSM ((uint32_t)0x00000200) /*!<Software slave management */
3076 #define SPI_CR1_RXONLY ((uint32_t)0x00000400) /*!<Receive only */
3077 #define SPI_CR1_DFF ((uint32_t)0x00000800) /*!<Data Frame Format */
3078 #define SPI_CR1_CRCNEXT ((uint32_t)0x00001000) /*!<Transmit CRC next */
3079 #define SPI_CR1_CRCEN ((uint32_t)0x00002000) /*!<Hardware CRC calculation enable */
3080 #define SPI_CR1_BIDIOE ((uint32_t)0x00004000) /*!<Output enable in bidirectional mode */
3081 #define SPI_CR1_BIDIMODE ((uint32_t)0x00008000) /*!<Bidirectional data mode enable */
3082
3083 /******************* Bit definition for SPI_CR2 register ********************/
3084 #define SPI_CR2_RXDMAEN ((uint32_t)0x00000001) /*!<Rx Buffer DMA Enable */
3085 #define SPI_CR2_TXDMAEN ((uint32_t)0x00000002) /*!<Tx Buffer DMA Enable */
3086 #define SPI_CR2_SSOE ((uint32_t)0x00000004) /*!<SS Output Enable */
3087 #define SPI_CR2_FRF ((uint32_t)0x00000010) /*!<Frame Format */
3088 #define SPI_CR2_ERRIE ((uint32_t)0x00000020) /*!<Error Interrupt Enable */
3089 #define SPI_CR2_RXNEIE ((uint32_t)0x00000040) /*!<RX buffer Not Empty Interrupt Enable */
3090 #define SPI_CR2_TXEIE ((uint32_t)0x00000080) /*!<Tx buffer Empty Interrupt Enable */
3091
3092 /******************** Bit definition for SPI_SR register ********************/
3093 #define SPI_SR_RXNE ((uint32_t)0x00000001) /*!<Receive buffer Not Empty */
3094 #define SPI_SR_TXE ((uint32_t)0x00000002) /*!<Transmit buffer Empty */
3095 #define SPI_SR_CHSIDE ((uint32_t)0x00000004) /*!<Channel side */
3096 #define SPI_SR_UDR ((uint32_t)0x00000008) /*!<Underrun flag */
3097 #define SPI_SR_CRCERR ((uint32_t)0x00000010) /*!<CRC Error flag */
3098 #define SPI_SR_MODF ((uint32_t)0x00000020) /*!<Mode fault */
3099 #define SPI_SR_OVR ((uint32_t)0x00000040) /*!<Overrun flag */
3100 #define SPI_SR_BSY ((uint32_t)0x00000080) /*!<Busy flag */
3101 #define SPI_SR_FRE ((uint32_t)0x00000100) /*!<Frame format error flag */
3102
3103 /******************** Bit definition for SPI_DR register ********************/
3104 #define SPI_DR_DR ((uint32_t)0x0000FFFF) /*!<Data Register */
3105
3106 /******************* Bit definition for SPI_CRCPR register ******************/
3107 #define SPI_CRCPR_CRCPOLY ((uint32_t)0x0000FFFF) /*!<CRC polynomial register */
3108
3109 /****************** Bit definition for SPI_RXCRCR register ******************/
3110 #define SPI_RXCRCR_RXCRC ((uint32_t)0x0000FFFF) /*!<Rx CRC Register */
3111
3112 /****************** Bit definition for SPI_TXCRCR register ******************/
3113 #define SPI_TXCRCR_TXCRC ((uint32_t)0x0000FFFF) /*!<Tx CRC Register */
3114
3115 /****************** Bit definition for SPI_I2SCFGR register *****************/
3116 #define SPI_I2SCFGR_CHLEN ((uint32_t)0x00000001) /*!<Channel length (number of bits per audio channel) */
3117
3118 #define SPI_I2SCFGR_DATLEN ((uint32_t)0x00000006) /*!<DATLEN[1:0] bits (Data length to be transferred) */
3119 #define SPI_I2SCFGR_DATLEN_0 ((uint32_t)0x00000002) /*!<Bit 0 */
3120 #define SPI_I2SCFGR_DATLEN_1 ((uint32_t)0x00000004) /*!<Bit 1 */
3121
3122 #define SPI_I2SCFGR_CKPOL ((uint32_t)0x00000008) /*!<steady state clock polarity */
3123
3124 #define SPI_I2SCFGR_I2SSTD ((uint32_t)0x00000030) /*!<I2SSTD[1:0] bits (I2S standard selection) */
3125 #define SPI_I2SCFGR_I2SSTD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
3126 #define SPI_I2SCFGR_I2SSTD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
3127
3128 #define SPI_I2SCFGR_PCMSYNC ((uint32_t)0x00000080) /*!<PCM frame synchronization */
3129
3130 #define SPI_I2SCFGR_I2SCFG ((uint32_t)0x00000300) /*!<I2SCFG[1:0] bits (I2S configuration mode) */
3131 #define SPI_I2SCFGR_I2SCFG_0 ((uint32_t)0x00000100) /*!<Bit 0 */
3132 #define SPI_I2SCFGR_I2SCFG_1 ((uint32_t)0x00000200) /*!<Bit 1 */
3133
3134 #define SPI_I2SCFGR_I2SE ((uint32_t)0x00000400) /*!<I2S Enable */
3135 #define SPI_I2SCFGR_I2SMOD ((uint32_t)0x00000800) /*!<I2S mode selection */
3136
3137 /****************** Bit definition for SPI_I2SPR register *******************/
3138 #define SPI_I2SPR_I2SDIV ((uint32_t)0x000000FF) /*!<I2S Linear prescaler */
3139 #define SPI_I2SPR_ODD ((uint32_t)0x00000100) /*!<Odd factor for the prescaler */
3140 #define SPI_I2SPR_MCKOE ((uint32_t)0x00000200) /*!<Master Clock Output Enable */
3141
3142 /******************************************************************************/
3143 /* */
3144 /* SYSCFG */
3145 /* */
3146 /******************************************************************************/
3147 /****************** Bit definition for SYSCFG_MEMRMP register ***************/
3148 #define SYSCFG_MEMRMP_MEM_MODE ((uint32_t)0x00000007) /*!< SYSCFG_Memory Remap Config */
3149 #define SYSCFG_MEMRMP_MEM_MODE_0 ((uint32_t)0x00000001)
3150 #define SYSCFG_MEMRMP_MEM_MODE_1 ((uint32_t)0x00000002)
3151 #define SYSCFG_MEMRMP_MEM_MODE_2 ((uint32_t)0x00000004)
3152
3153 /****************** Bit definition for SYSCFG_PMC register ******************/
3154 #define SYSCFG_PMC_ADC1DC2 ((uint32_t)0x00010000) /*!< Refer to AN4073 on how to use this bit */
3155
3156 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/
3157 #define SYSCFG_EXTICR1_EXTI0 ((uint32_t)0x000F) /*!<EXTI 0 configuration */
3158 #define SYSCFG_EXTICR1_EXTI1 ((uint32_t)0x00F0) /*!<EXTI 1 configuration */
3159 #define SYSCFG_EXTICR1_EXTI2 ((uint32_t)0x0F00) /*!<EXTI 2 configuration */
3160 #define SYSCFG_EXTICR1_EXTI3 ((uint32_t)0xF000) /*!<EXTI 3 configuration */
3161 /**
3162 * @brief EXTI0 configuration
3163 */
3164 #define SYSCFG_EXTICR1_EXTI0_PA ((uint32_t)0x0000) /*!<PA[0] pin */
3165 #define SYSCFG_EXTICR1_EXTI0_PB ((uint32_t)0x0001) /*!<PB[0] pin */
3166 #define SYSCFG_EXTICR1_EXTI0_PC ((uint32_t)0x0002) /*!<PC[0] pin */
3167 #define SYSCFG_EXTICR1_EXTI0_PD ((uint32_t)0x0003) /*!<PD[0] pin */
3168 #define SYSCFG_EXTICR1_EXTI0_PE ((uint32_t)0x0004) /*!<PE[0] pin */
3169 #define SYSCFG_EXTICR1_EXTI0_PH ((uint32_t)0x0007) /*!<PH[0] pin */
3170
3171 /**
3172 * @brief EXTI1 configuration
3173 */
3174 #define SYSCFG_EXTICR1_EXTI1_PA ((uint32_t)0x0000) /*!<PA[1] pin */
3175 #define SYSCFG_EXTICR1_EXTI1_PB ((uint32_t)0x0010) /*!<PB[1] pin */
3176 #define SYSCFG_EXTICR1_EXTI1_PC ((uint32_t)0x0020) /*!<PC[1] pin */
3177 #define SYSCFG_EXTICR1_EXTI1_PD ((uint32_t)0x0030) /*!<PD[1] pin */
3178 #define SYSCFG_EXTICR1_EXTI1_PE ((uint32_t)0x0040) /*!<PE[1] pin */
3179 #define SYSCFG_EXTICR1_EXTI1_PH ((uint32_t)0x0070) /*!<PH[1] pin */
3180
3181 /**
3182 * @brief EXTI2 configuration
3183 */
3184 #define SYSCFG_EXTICR1_EXTI2_PA ((uint32_t)0x0000) /*!<PA[2] pin */
3185 #define SYSCFG_EXTICR1_EXTI2_PB ((uint32_t)0x0100) /*!<PB[2] pin */
3186 #define SYSCFG_EXTICR1_EXTI2_PC ((uint32_t)0x0200) /*!<PC[2] pin */
3187 #define SYSCFG_EXTICR1_EXTI2_PD ((uint32_t)0x0300) /*!<PD[2] pin */
3188 #define SYSCFG_EXTICR1_EXTI2_PE ((uint32_t)0x0400) /*!<PE[2] pin */
3189 #define SYSCFG_EXTICR1_EXTI2_PH ((uint32_t)0x0700) /*!<PH[2] pin */
3190
3191 /**
3192 * @brief EXTI3 configuration
3193 */
3194 #define SYSCFG_EXTICR1_EXTI3_PA ((uint32_t)0x0000) /*!<PA[3] pin */
3195 #define SYSCFG_EXTICR1_EXTI3_PB ((uint32_t)0x1000) /*!<PB[3] pin */
3196 #define SYSCFG_EXTICR1_EXTI3_PC ((uint32_t)0x2000) /*!<PC[3] pin */
3197 #define SYSCFG_EXTICR1_EXTI3_PD ((uint32_t)0x3000) /*!<PD[3] pin */
3198 #define SYSCFG_EXTICR1_EXTI3_PE ((uint32_t)0x4000) /*!<PE[3] pin */
3199 #define SYSCFG_EXTICR1_EXTI3_PH ((uint32_t)0x7000) /*!<PH[3] pin */
3200
3201 /***************** Bit definition for SYSCFG_EXTICR2 register ***************/
3202 #define SYSCFG_EXTICR2_EXTI4 ((uint32_t)0x000F) /*!<EXTI 4 configuration */
3203 #define SYSCFG_EXTICR2_EXTI5 ((uint32_t)0x00F0) /*!<EXTI 5 configuration */
3204 #define SYSCFG_EXTICR2_EXTI6 ((uint32_t)0x0F00) /*!<EXTI 6 configuration */
3205 #define SYSCFG_EXTICR2_EXTI7 ((uint32_t)0xF000) /*!<EXTI 7 configuration */
3206 /**
3207 * @brief EXTI4 configuration
3208 */
3209 #define SYSCFG_EXTICR2_EXTI4_PA ((uint32_t)0x0000) /*!<PA[4] pin */
3210 #define SYSCFG_EXTICR2_EXTI4_PB ((uint32_t)0x0001) /*!<PB[4] pin */
3211 #define SYSCFG_EXTICR2_EXTI4_PC ((uint32_t)0x0002) /*!<PC[4] pin */
3212 #define SYSCFG_EXTICR2_EXTI4_PD ((uint32_t)0x0003) /*!<PD[4] pin */
3213 #define SYSCFG_EXTICR2_EXTI4_PE ((uint32_t)0x0004) /*!<PE[4] pin */
3214 #define SYSCFG_EXTICR2_EXTI4_PH ((uint32_t)0x0007) /*!<PH[4] pin */
3215
3216 /**
3217 * @brief EXTI5 configuration
3218 */
3219 #define SYSCFG_EXTICR2_EXTI5_PA ((uint32_t)0x0000) /*!<PA[5] pin */
3220 #define SYSCFG_EXTICR2_EXTI5_PB ((uint32_t)0x0010) /*!<PB[5] pin */
3221 #define SYSCFG_EXTICR2_EXTI5_PC ((uint32_t)0x0020) /*!<PC[5] pin */
3222 #define SYSCFG_EXTICR2_EXTI5_PD ((uint32_t)0x0030) /*!<PD[5] pin */
3223 #define SYSCFG_EXTICR2_EXTI5_PE ((uint32_t)0x0040) /*!<PE[5] pin */
3224 #define SYSCFG_EXTICR2_EXTI5_PH ((uint32_t)0x0070) /*!<PH[5] pin */
3225
3226 /**
3227 * @brief EXTI6 configuration
3228 */
3229 #define SYSCFG_EXTICR2_EXTI6_PA ((uint32_t)0x0000) /*!<PA[6] pin */
3230 #define SYSCFG_EXTICR2_EXTI6_PB ((uint32_t)0x0100) /*!<PB[6] pin */
3231 #define SYSCFG_EXTICR2_EXTI6_PC ((uint32_t)0x0200) /*!<PC[6] pin */
3232 #define SYSCFG_EXTICR2_EXTI6_PD ((uint32_t)0x0300) /*!<PD[6] pin */
3233 #define SYSCFG_EXTICR2_EXTI6_PE ((uint32_t)0x0400) /*!<PE[6] pin */
3234 #define SYSCFG_EXTICR2_EXTI6_PH ((uint32_t)0x0700) /*!<PH[6] pin */
3235
3236 /**
3237 * @brief EXTI7 configuration
3238 */
3239 #define SYSCFG_EXTICR2_EXTI7_PA ((uint32_t)0x0000) /*!<PA[7] pin */
3240 #define SYSCFG_EXTICR2_EXTI7_PB ((uint32_t)0x1000) /*!<PB[7] pin */
3241 #define SYSCFG_EXTICR2_EXTI7_PC ((uint32_t)0x2000) /*!<PC[7] pin */
3242 #define SYSCFG_EXTICR2_EXTI7_PD ((uint32_t)0x3000) /*!<PD[7] pin */
3243 #define SYSCFG_EXTICR2_EXTI7_PE ((uint32_t)0x4000) /*!<PE[7] pin */
3244 #define SYSCFG_EXTICR2_EXTI7_PH ((uint32_t)0x7000) /*!<PH[7] pin */
3245
3246
3247 /***************** Bit definition for SYSCFG_EXTICR3 register ***************/
3248 #define SYSCFG_EXTICR3_EXTI8 ((uint32_t)0x000F) /*!<EXTI 8 configuration */
3249 #define SYSCFG_EXTICR3_EXTI9 ((uint32_t)0x00F0) /*!<EXTI 9 configuration */
3250 #define SYSCFG_EXTICR3_EXTI10 ((uint32_t)0x0F00) /*!<EXTI 10 configuration */
3251 #define SYSCFG_EXTICR3_EXTI11 ((uint32_t)0xF000) /*!<EXTI 11 configuration */
3252
3253 /**
3254 * @brief EXTI8 configuration
3255 */
3256 #define SYSCFG_EXTICR3_EXTI8_PA ((uint32_t)0x0000) /*!<PA[8] pin */
3257 #define SYSCFG_EXTICR3_EXTI8_PB ((uint32_t)0x0001) /*!<PB[8] pin */
3258 #define SYSCFG_EXTICR3_EXTI8_PC ((uint32_t)0x0002) /*!<PC[8] pin */
3259 #define SYSCFG_EXTICR3_EXTI8_PD ((uint32_t)0x0003) /*!<PD[8] pin */
3260 #define SYSCFG_EXTICR3_EXTI8_PE ((uint32_t)0x0004) /*!<PE[8] pin */
3261 #define SYSCFG_EXTICR3_EXTI8_PH ((uint32_t)0x0007) /*!<PH[8] pin */
3262
3263 /**
3264 * @brief EXTI9 configuration
3265 */
3266 #define SYSCFG_EXTICR3_EXTI9_PA ((uint32_t)0x0000) /*!<PA[9] pin */
3267 #define SYSCFG_EXTICR3_EXTI9_PB ((uint32_t)0x0010) /*!<PB[9] pin */
3268 #define SYSCFG_EXTICR3_EXTI9_PC ((uint32_t)0x0020) /*!<PC[9] pin */
3269 #define SYSCFG_EXTICR3_EXTI9_PD ((uint32_t)0x0030) /*!<PD[9] pin */
3270 #define SYSCFG_EXTICR3_EXTI9_PE ((uint32_t)0x0040) /*!<PE[9] pin */
3271 #define SYSCFG_EXTICR3_EXTI9_PH ((uint32_t)0x0070) /*!<PH[9] pin */
3272
3273 /**
3274 * @brief EXTI10 configuration
3275 */
3276 #define SYSCFG_EXTICR3_EXTI10_PA ((uint32_t)0x0000) /*!<PA[10] pin */
3277 #define SYSCFG_EXTICR3_EXTI10_PB ((uint32_t)0x0100) /*!<PB[10] pin */
3278 #define SYSCFG_EXTICR3_EXTI10_PC ((uint32_t)0x0200) /*!<PC[10] pin */
3279 #define SYSCFG_EXTICR3_EXTI10_PD ((uint32_t)0x0300) /*!<PD[10] pin */
3280 #define SYSCFG_EXTICR3_EXTI10_PE ((uint32_t)0x0400) /*!<PE[10] pin */
3281 #define SYSCFG_EXTICR3_EXTI10_PH ((uint32_t)0x0700) /*!<PH[10] pin */
3282
3283 /**
3284 * @brief EXTI11 configuration
3285 */
3286 #define SYSCFG_EXTICR3_EXTI11_PA ((uint32_t)0x0000) /*!<PA[11] pin */
3287 #define SYSCFG_EXTICR3_EXTI11_PB ((uint32_t)0x1000) /*!<PB[11] pin */
3288 #define SYSCFG_EXTICR3_EXTI11_PC ((uint32_t)0x2000) /*!<PC[11] pin */
3289 #define SYSCFG_EXTICR3_EXTI11_PD ((uint32_t)0x3000) /*!<PD[11] pin */
3290 #define SYSCFG_EXTICR3_EXTI11_PE ((uint32_t)0x4000) /*!<PE[11] pin */
3291 #define SYSCFG_EXTICR3_EXTI11_PH ((uint32_t)0x7000) /*!<PH[11] pin */
3292
3293 /***************** Bit definition for SYSCFG_EXTICR4 register ***************/
3294 #define SYSCFG_EXTICR4_EXTI12 ((uint32_t)0x000F) /*!<EXTI 12 configuration */
3295 #define SYSCFG_EXTICR4_EXTI13 ((uint32_t)0x00F0) /*!<EXTI 13 configuration */
3296 #define SYSCFG_EXTICR4_EXTI14 ((uint32_t)0x0F00) /*!<EXTI 14 configuration */
3297 #define SYSCFG_EXTICR4_EXTI15 ((uint32_t)0xF000) /*!<EXTI 15 configuration */
3298 /**
3299 * @brief EXTI12 configuration
3300 */
3301 #define SYSCFG_EXTICR4_EXTI12_PA ((uint32_t)0x0000) /*!<PA[12] pin */
3302 #define SYSCFG_EXTICR4_EXTI12_PB ((uint32_t)0x0001) /*!<PB[12] pin */
3303 #define SYSCFG_EXTICR4_EXTI12_PC ((uint32_t)0x0002) /*!<PC[12] pin */
3304 #define SYSCFG_EXTICR4_EXTI12_PD ((uint32_t)0x0003) /*!<PD[12] pin */
3305 #define SYSCFG_EXTICR4_EXTI12_PE ((uint32_t)0x0004) /*!<PE[12] pin */
3306 #define SYSCFG_EXTICR4_EXTI12_PH ((uint32_t)0x0007) /*!<PH[12] pin */
3307
3308 /**
3309 * @brief EXTI13 configuration
3310 */
3311 #define SYSCFG_EXTICR4_EXTI13_PA ((uint32_t)0x0000) /*!<PA[13] pin */
3312 #define SYSCFG_EXTICR4_EXTI13_PB ((uint32_t)0x0010) /*!<PB[13] pin */
3313 #define SYSCFG_EXTICR4_EXTI13_PC ((uint32_t)0x0020) /*!<PC[13] pin */
3314 #define SYSCFG_EXTICR4_EXTI13_PD ((uint32_t)0x0030) /*!<PD[13] pin */
3315 #define SYSCFG_EXTICR4_EXTI13_PE ((uint32_t)0x0040) /*!<PE[13] pin */
3316 #define SYSCFG_EXTICR4_EXTI13_PH ((uint32_t)0x0070) /*!<PH[13] pin */
3317
3318 /**
3319 * @brief EXTI14 configuration
3320 */
3321 #define SYSCFG_EXTICR4_EXTI14_PA ((uint32_t)0x0000) /*!<PA[14] pin */
3322 #define SYSCFG_EXTICR4_EXTI14_PB ((uint32_t)0x0100) /*!<PB[14] pin */
3323 #define SYSCFG_EXTICR4_EXTI14_PC ((uint32_t)0x0200) /*!<PC[14] pin */
3324 #define SYSCFG_EXTICR4_EXTI14_PD ((uint32_t)0x0300) /*!<PD[14] pin */
3325 #define SYSCFG_EXTICR4_EXTI14_PE ((uint32_t)0x0400) /*!<PE[14] pin */
3326 #define SYSCFG_EXTICR4_EXTI14_PH ((uint32_t)0x0700) /*!<PH[14] pin */
3327
3328 /**
3329 * @brief EXTI15 configuration
3330 */
3331 #define SYSCFG_EXTICR4_EXTI15_PA ((uint32_t)0x0000) /*!<PA[15] pin */
3332 #define SYSCFG_EXTICR4_EXTI15_PB ((uint32_t)0x1000) /*!<PB[15] pin */
3333 #define SYSCFG_EXTICR4_EXTI15_PC ((uint32_t)0x2000) /*!<PC[15] pin */
3334 #define SYSCFG_EXTICR4_EXTI15_PD ((uint32_t)0x3000) /*!<PD[15] pin */
3335 #define SYSCFG_EXTICR4_EXTI15_PE ((uint32_t)0x4000) /*!<PE[15] pin */
3336 #define SYSCFG_EXTICR4_EXTI15_PH ((uint32_t)0x7000) /*!<PH[15] pin */
3337
3338 /****************** Bit definition for SYSCFG_CMPCR register ****************/
3339 #define SYSCFG_CMPCR_CMP_PD ((uint32_t)0x00000001) /*!<Compensation cell ready flag */
3340 #define SYSCFG_CMPCR_READY ((uint32_t)0x00000100) /*!<Compensation cell power-down */
3341
3342 /******************************************************************************/
3343 /* */
3344 /* TIM */
3345 /* */
3346 /******************************************************************************/
3347 /******************* Bit definition for TIM_CR1 register ********************/
3348 #define TIM_CR1_CEN ((uint32_t)0x0001) /*!<Counter enable */
3349 #define TIM_CR1_UDIS ((uint32_t)0x0002) /*!<Update disable */
3350 #define TIM_CR1_URS ((uint32_t)0x0004) /*!<Update request source */
3351 #define TIM_CR1_OPM ((uint32_t)0x0008) /*!<One pulse mode */
3352 #define TIM_CR1_DIR ((uint32_t)0x0010) /*!<Direction */
3353
3354 #define TIM_CR1_CMS ((uint32_t)0x0060) /*!<CMS[1:0] bits (Center-aligned mode selection) */
3355 #define TIM_CR1_CMS_0 ((uint32_t)0x0020) /*!<Bit 0 */
3356 #define TIM_CR1_CMS_1 ((uint32_t)0x0040) /*!<Bit 1 */
3357
3358 #define TIM_CR1_ARPE ((uint32_t)0x0080) /*!<Auto-reload preload enable */
3359
3360 #define TIM_CR1_CKD ((uint32_t)0x0300) /*!<CKD[1:0] bits (clock division) */
3361 #define TIM_CR1_CKD_0 ((uint32_t)0x0100) /*!<Bit 0 */
3362 #define TIM_CR1_CKD_1 ((uint32_t)0x0200) /*!<Bit 1 */
3363
3364 /******************* Bit definition for TIM_CR2 register ********************/
3365 #define TIM_CR2_CCPC ((uint32_t)0x0001) /*!<Capture/Compare Preloaded Control */
3366 #define TIM_CR2_CCUS ((uint32_t)0x0004) /*!<Capture/Compare Control Update Selection */
3367 #define TIM_CR2_CCDS ((uint32_t)0x0008) /*!<Capture/Compare DMA Selection */
3368
3369 #define TIM_CR2_MMS ((uint32_t)0x0070) /*!<MMS[2:0] bits (Master Mode Selection) */
3370 #define TIM_CR2_MMS_0 ((uint32_t)0x0010) /*!<Bit 0 */
3371 #define TIM_CR2_MMS_1 ((uint32_t)0x0020) /*!<Bit 1 */
3372 #define TIM_CR2_MMS_2 ((uint32_t)0x0040) /*!<Bit 2 */
3373
3374 #define TIM_CR2_TI1S ((uint32_t)0x0080) /*!<TI1 Selection */
3375 #define TIM_CR2_OIS1 ((uint32_t)0x0100) /*!<Output Idle state 1 (OC1 output) */
3376 #define TIM_CR2_OIS1N ((uint32_t)0x0200) /*!<Output Idle state 1 (OC1N output) */
3377 #define TIM_CR2_OIS2 ((uint32_t)0x0400) /*!<Output Idle state 2 (OC2 output) */
3378 #define TIM_CR2_OIS2N ((uint32_t)0x0800) /*!<Output Idle state 2 (OC2N output) */
3379 #define TIM_CR2_OIS3 ((uint32_t)0x1000) /*!<Output Idle state 3 (OC3 output) */
3380 #define TIM_CR2_OIS3N ((uint32_t)0x2000) /*!<Output Idle state 3 (OC3N output) */
3381 #define TIM_CR2_OIS4 ((uint32_t)0x4000) /*!<Output Idle state 4 (OC4 output) */
3382
3383 /******************* Bit definition for TIM_SMCR register *******************/
3384 #define TIM_SMCR_SMS ((uint32_t)0x0007) /*!<SMS[2:0] bits (Slave mode selection) */
3385 #define TIM_SMCR_SMS_0 ((uint32_t)0x0001) /*!<Bit 0 */
3386 #define TIM_SMCR_SMS_1 ((uint32_t)0x0002) /*!<Bit 1 */
3387 #define TIM_SMCR_SMS_2 ((uint32_t)0x0004) /*!<Bit 2 */
3388
3389 #define TIM_SMCR_TS ((uint32_t)0x0070) /*!<TS[2:0] bits (Trigger selection) */
3390 #define TIM_SMCR_TS_0 ((uint32_t)0x0010) /*!<Bit 0 */
3391 #define TIM_SMCR_TS_1 ((uint32_t)0x0020) /*!<Bit 1 */
3392 #define TIM_SMCR_TS_2 ((uint32_t)0x0040) /*!<Bit 2 */
3393
3394 #define TIM_SMCR_MSM ((uint32_t)0x0080) /*!<Master/slave mode */
3395
3396 #define TIM_SMCR_ETF ((uint32_t)0x0F00) /*!<ETF[3:0] bits (External trigger filter) */
3397 #define TIM_SMCR_ETF_0 ((uint32_t)0x0100) /*!<Bit 0 */
3398 #define TIM_SMCR_ETF_1 ((uint32_t)0x0200) /*!<Bit 1 */
3399 #define TIM_SMCR_ETF_2 ((uint32_t)0x0400) /*!<Bit 2 */
3400 #define TIM_SMCR_ETF_3 ((uint32_t)0x0800) /*!<Bit 3 */
3401
3402 #define TIM_SMCR_ETPS ((uint32_t)0x3000) /*!<ETPS[1:0] bits (External trigger prescaler) */
3403 #define TIM_SMCR_ETPS_0 ((uint32_t)0x1000) /*!<Bit 0 */
3404 #define TIM_SMCR_ETPS_1 ((uint32_t)0x2000) /*!<Bit 1 */
3405
3406 #define TIM_SMCR_ECE ((uint32_t)0x4000) /*!<External clock enable */
3407 #define TIM_SMCR_ETP ((uint32_t)0x8000) /*!<External trigger polarity */
3408
3409 /******************* Bit definition for TIM_DIER register *******************/
3410 #define TIM_DIER_UIE ((uint32_t)0x0001) /*!<Update interrupt enable */
3411 #define TIM_DIER_CC1IE ((uint32_t)0x0002) /*!<Capture/Compare 1 interrupt enable */
3412 #define TIM_DIER_CC2IE ((uint32_t)0x0004) /*!<Capture/Compare 2 interrupt enable */
3413 #define TIM_DIER_CC3IE ((uint32_t)0x0008) /*!<Capture/Compare 3 interrupt enable */
3414 #define TIM_DIER_CC4IE ((uint32_t)0x0010) /*!<Capture/Compare 4 interrupt enable */
3415 #define TIM_DIER_COMIE ((uint32_t)0x0020) /*!<COM interrupt enable */
3416 #define TIM_DIER_TIE ((uint32_t)0x0040) /*!<Trigger interrupt enable */
3417 #define TIM_DIER_BIE ((uint32_t)0x0080) /*!<Break interrupt enable */
3418 #define TIM_DIER_UDE ((uint32_t)0x0100) /*!<Update DMA request enable */
3419 #define TIM_DIER_CC1DE ((uint32_t)0x0200) /*!<Capture/Compare 1 DMA request enable */
3420 #define TIM_DIER_CC2DE ((uint32_t)0x0400) /*!<Capture/Compare 2 DMA request enable */
3421 #define TIM_DIER_CC3DE ((uint32_t)0x0800) /*!<Capture/Compare 3 DMA request enable */
3422 #define TIM_DIER_CC4DE ((uint32_t)0x1000) /*!<Capture/Compare 4 DMA request enable */
3423 #define TIM_DIER_COMDE ((uint32_t)0x2000) /*!<COM DMA request enable */
3424 #define TIM_DIER_TDE ((uint32_t)0x4000) /*!<Trigger DMA request enable */
3425
3426 /******************** Bit definition for TIM_SR register ********************/
3427 #define TIM_SR_UIF ((uint32_t)0x0001) /*!<Update interrupt Flag */
3428 #define TIM_SR_CC1IF ((uint32_t)0x0002) /*!<Capture/Compare 1 interrupt Flag */
3429 #define TIM_SR_CC2IF ((uint32_t)0x0004) /*!<Capture/Compare 2 interrupt Flag */
3430 #define TIM_SR_CC3IF ((uint32_t)0x0008) /*!<Capture/Compare 3 interrupt Flag */
3431 #define TIM_SR_CC4IF ((uint32_t)0x0010) /*!<Capture/Compare 4 interrupt Flag */
3432 #define TIM_SR_COMIF ((uint32_t)0x0020) /*!<COM interrupt Flag */
3433 #define TIM_SR_TIF ((uint32_t)0x0040) /*!<Trigger interrupt Flag */
3434 #define TIM_SR_BIF ((uint32_t)0x0080) /*!<Break interrupt Flag */
3435 #define TIM_SR_CC1OF ((uint32_t)0x0200) /*!<Capture/Compare 1 Overcapture Flag */
3436 #define TIM_SR_CC2OF ((uint32_t)0x0400) /*!<Capture/Compare 2 Overcapture Flag */
3437 #define TIM_SR_CC3OF ((uint32_t)0x0800) /*!<Capture/Compare 3 Overcapture Flag */
3438 #define TIM_SR_CC4OF ((uint32_t)0x1000) /*!<Capture/Compare 4 Overcapture Flag */
3439
3440 /******************* Bit definition for TIM_EGR register ********************/
3441 #define TIM_EGR_UG ((uint32_t)0x01) /*!<Update Generation */
3442 #define TIM_EGR_CC1G ((uint32_t)0x02) /*!<Capture/Compare 1 Generation */
3443 #define TIM_EGR_CC2G ((uint32_t)0x04) /*!<Capture/Compare 2 Generation */
3444 #define TIM_EGR_CC3G ((uint32_t)0x08) /*!<Capture/Compare 3 Generation */
3445 #define TIM_EGR_CC4G ((uint32_t)0x10) /*!<Capture/Compare 4 Generation */
3446 #define TIM_EGR_COMG ((uint32_t)0x20) /*!<Capture/Compare Control Update Generation */
3447 #define TIM_EGR_TG ((uint32_t)0x40) /*!<Trigger Generation */
3448 #define TIM_EGR_BG ((uint32_t)0x80) /*!<Break Generation */
3449
3450 /****************** Bit definition for TIM_CCMR1 register *******************/
3451 #define TIM_CCMR1_CC1S ((uint32_t)0x0003) /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
3452 #define TIM_CCMR1_CC1S_0 ((uint32_t)0x0001) /*!<Bit 0 */
3453 #define TIM_CCMR1_CC1S_1 ((uint32_t)0x0002) /*!<Bit 1 */
3454
3455 #define TIM_CCMR1_OC1FE ((uint32_t)0x0004) /*!<Output Compare 1 Fast enable */
3456 #define TIM_CCMR1_OC1PE ((uint32_t)0x0008) /*!<Output Compare 1 Preload enable */
3457
3458 #define TIM_CCMR1_OC1M ((uint32_t)0x0070) /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
3459 #define TIM_CCMR1_OC1M_0 ((uint32_t)0x0010) /*!<Bit 0 */
3460 #define TIM_CCMR1_OC1M_1 ((uint32_t)0x0020) /*!<Bit 1 */
3461 #define TIM_CCMR1_OC1M_2 ((uint32_t)0x0040) /*!<Bit 2 */
3462
3463 #define TIM_CCMR1_OC1CE ((uint32_t)0x0080) /*!<Output Compare 1Clear Enable */
3464
3465 #define TIM_CCMR1_CC2S ((uint32_t)0x0300) /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
3466 #define TIM_CCMR1_CC2S_0 ((uint32_t)0x0100) /*!<Bit 0 */
3467 #define TIM_CCMR1_CC2S_1 ((uint32_t)0x0200) /*!<Bit 1 */
3468
3469 #define TIM_CCMR1_OC2FE ((uint32_t)0x0400) /*!<Output Compare 2 Fast enable */
3470 #define TIM_CCMR1_OC2PE ((uint32_t)0x0800) /*!<Output Compare 2 Preload enable */
3471
3472 #define TIM_CCMR1_OC2M ((uint32_t)0x7000) /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
3473 #define TIM_CCMR1_OC2M_0 ((uint32_t)0x1000) /*!<Bit 0 */
3474 #define TIM_CCMR1_OC2M_1 ((uint32_t)0x2000) /*!<Bit 1 */
3475 #define TIM_CCMR1_OC2M_2 ((uint32_t)0x4000) /*!<Bit 2 */
3476
3477 #define TIM_CCMR1_OC2CE ((uint32_t)0x8000) /*!<Output Compare 2 Clear Enable */
3478
3479 /*----------------------------------------------------------------------------*/
3480
3481 #define TIM_CCMR1_IC1PSC ((uint32_t)0x000C) /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
3482 #define TIM_CCMR1_IC1PSC_0 ((uint32_t)0x0004) /*!<Bit 0 */
3483 #define TIM_CCMR1_IC1PSC_1 ((uint32_t)0x0008) /*!<Bit 1 */
3484
3485 #define TIM_CCMR1_IC1F ((uint32_t)0x00F0) /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
3486 #define TIM_CCMR1_IC1F_0 ((uint32_t)0x0010) /*!<Bit 0 */
3487 #define TIM_CCMR1_IC1F_1 ((uint32_t)0x0020) /*!<Bit 1 */
3488 #define TIM_CCMR1_IC1F_2 ((uint32_t)0x0040) /*!<Bit 2 */
3489 #define TIM_CCMR1_IC1F_3 ((uint32_t)0x0080) /*!<Bit 3 */
3490
3491 #define TIM_CCMR1_IC2PSC ((uint32_t)0x0C00) /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
3492 #define TIM_CCMR1_IC2PSC_0 ((uint32_t)0x0400) /*!<Bit 0 */
3493 #define TIM_CCMR1_IC2PSC_1 ((uint32_t)0x0800) /*!<Bit 1 */
3494
3495 #define TIM_CCMR1_IC2F ((uint32_t)0xF000) /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
3496 #define TIM_CCMR1_IC2F_0 ((uint32_t)0x1000) /*!<Bit 0 */
3497 #define TIM_CCMR1_IC2F_1 ((uint32_t)0x2000) /*!<Bit 1 */
3498 #define TIM_CCMR1_IC2F_2 ((uint32_t)0x4000) /*!<Bit 2 */
3499 #define TIM_CCMR1_IC2F_3 ((uint32_t)0x8000) /*!<Bit 3 */
3500
3501 /****************** Bit definition for TIM_CCMR2 register *******************/
3502 #define TIM_CCMR2_CC3S ((uint32_t)0x0003) /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
3503 #define TIM_CCMR2_CC3S_0 ((uint32_t)0x0001) /*!<Bit 0 */
3504 #define TIM_CCMR2_CC3S_1 ((uint32_t)0x0002) /*!<Bit 1 */
3505
3506 #define TIM_CCMR2_OC3FE ((uint32_t)0x0004) /*!<Output Compare 3 Fast enable */
3507 #define TIM_CCMR2_OC3PE ((uint32_t)0x0008) /*!<Output Compare 3 Preload enable */
3508
3509 #define TIM_CCMR2_OC3M ((uint32_t)0x0070) /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
3510 #define TIM_CCMR2_OC3M_0 ((uint32_t)0x0010) /*!<Bit 0 */
3511 #define TIM_CCMR2_OC3M_1 ((uint32_t)0x0020) /*!<Bit 1 */
3512 #define TIM_CCMR2_OC3M_2 ((uint32_t)0x0040) /*!<Bit 2 */
3513
3514 #define TIM_CCMR2_OC3CE ((uint32_t)0x0080) /*!<Output Compare 3 Clear Enable */
3515
3516 #define TIM_CCMR2_CC4S ((uint32_t)0x0300) /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
3517 #define TIM_CCMR2_CC4S_0 ((uint32_t)0x0100) /*!<Bit 0 */
3518 #define TIM_CCMR2_CC4S_1 ((uint32_t)0x0200) /*!<Bit 1 */
3519
3520 #define TIM_CCMR2_OC4FE ((uint32_t)0x0400) /*!<Output Compare 4 Fast enable */
3521 #define TIM_CCMR2_OC4PE ((uint32_t)0x0800) /*!<Output Compare 4 Preload enable */
3522
3523 #define TIM_CCMR2_OC4M ((uint32_t)0x7000) /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
3524 #define TIM_CCMR2_OC4M_0 ((uint32_t)0x1000) /*!<Bit 0 */
3525 #define TIM_CCMR2_OC4M_1 ((uint32_t)0x2000) /*!<Bit 1 */
3526 #define TIM_CCMR2_OC4M_2 ((uint32_t)0x4000) /*!<Bit 2 */
3527
3528 #define TIM_CCMR2_OC4CE ((uint32_t)0x8000) /*!<Output Compare 4 Clear Enable */
3529
3530 /*----------------------------------------------------------------------------*/
3531
3532 #define TIM_CCMR2_IC3PSC ((uint32_t)0x000C) /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
3533 #define TIM_CCMR2_IC3PSC_0 ((uint32_t)0x0004) /*!<Bit 0 */
3534 #define TIM_CCMR2_IC3PSC_1 ((uint32_t)0x0008) /*!<Bit 1 */
3535
3536 #define TIM_CCMR2_IC3F ((uint32_t)0x00F0) /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
3537 #define TIM_CCMR2_IC3F_0 ((uint32_t)0x0010) /*!<Bit 0 */
3538 #define TIM_CCMR2_IC3F_1 ((uint32_t)0x0020) /*!<Bit 1 */
3539 #define TIM_CCMR2_IC3F_2 ((uint32_t)0x0040) /*!<Bit 2 */
3540 #define TIM_CCMR2_IC3F_3 ((uint32_t)0x0080) /*!<Bit 3 */
3541
3542 #define TIM_CCMR2_IC4PSC ((uint32_t)0x0C00) /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
3543 #define TIM_CCMR2_IC4PSC_0 ((uint32_t)0x0400) /*!<Bit 0 */
3544 #define TIM_CCMR2_IC4PSC_1 ((uint32_t)0x0800) /*!<Bit 1 */
3545
3546 #define TIM_CCMR2_IC4F ((uint32_t)0xF000) /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
3547 #define TIM_CCMR2_IC4F_0 ((uint32_t)0x1000) /*!<Bit 0 */
3548 #define TIM_CCMR2_IC4F_1 ((uint32_t)0x2000) /*!<Bit 1 */
3549 #define TIM_CCMR2_IC4F_2 ((uint32_t)0x4000) /*!<Bit 2 */
3550 #define TIM_CCMR2_IC4F_3 ((uint32_t)0x8000) /*!<Bit 3 */
3551
3552 /******************* Bit definition for TIM_CCER register *******************/
3553 #define TIM_CCER_CC1E ((uint32_t)0x0001) /*!<Capture/Compare 1 output enable */
3554 #define TIM_CCER_CC1P ((uint32_t)0x0002) /*!<Capture/Compare 1 output Polarity */
3555 #define TIM_CCER_CC1NE ((uint32_t)0x0004) /*!<Capture/Compare 1 Complementary output enable */
3556 #define TIM_CCER_CC1NP ((uint32_t)0x0008) /*!<Capture/Compare 1 Complementary output Polarity */
3557 #define TIM_CCER_CC2E ((uint32_t)0x0010) /*!<Capture/Compare 2 output enable */
3558 #define TIM_CCER_CC2P ((uint32_t)0x0020) /*!<Capture/Compare 2 output Polarity */
3559 #define TIM_CCER_CC2NE ((uint32_t)0x0040) /*!<Capture/Compare 2 Complementary output enable */
3560 #define TIM_CCER_CC2NP ((uint32_t)0x0080) /*!<Capture/Compare 2 Complementary output Polarity */
3561 #define TIM_CCER_CC3E ((uint32_t)0x0100) /*!<Capture/Compare 3 output enable */
3562 #define TIM_CCER_CC3P ((uint32_t)0x0200) /*!<Capture/Compare 3 output Polarity */
3563 #define TIM_CCER_CC3NE ((uint32_t)0x0400) /*!<Capture/Compare 3 Complementary output enable */
3564 #define TIM_CCER_CC3NP ((uint32_t)0x0800) /*!<Capture/Compare 3 Complementary output Polarity */
3565 #define TIM_CCER_CC4E ((uint32_t)0x1000) /*!<Capture/Compare 4 output enable */
3566 #define TIM_CCER_CC4P ((uint32_t)0x2000) /*!<Capture/Compare 4 output Polarity */
3567 #define TIM_CCER_CC4NP ((uint32_t)0x8000) /*!<Capture/Compare 4 Complementary output Polarity */
3568
3569 /******************* Bit definition for TIM_CNT register ********************/
3570 #define TIM_CNT_CNT ((uint32_t)0xFFFF) /*!<Counter Value */
3571
3572 /******************* Bit definition for TIM_PSC register ********************/
3573 #define TIM_PSC_PSC ((uint32_t)0xFFFF) /*!<Prescaler Value */
3574
3575 /******************* Bit definition for TIM_ARR register ********************/
3576 #define TIM_ARR_ARR ((uint32_t)0xFFFF) /*!<actual auto-reload Value */
3577
3578 /******************* Bit definition for TIM_RCR register ********************/
3579 #define TIM_RCR_REP ((uint32_t)0xFF) /*!<Repetition Counter Value */
3580
3581 /******************* Bit definition for TIM_CCR1 register *******************/
3582 #define TIM_CCR1_CCR1 ((uint32_t)0xFFFF) /*!<Capture/Compare 1 Value */
3583
3584 /******************* Bit definition for TIM_CCR2 register *******************/
3585 #define TIM_CCR2_CCR2 ((uint32_t)0xFFFF) /*!<Capture/Compare 2 Value */
3586
3587 /******************* Bit definition for TIM_CCR3 register *******************/
3588 #define TIM_CCR3_CCR3 ((uint32_t)0xFFFF) /*!<Capture/Compare 3 Value */
3589
3590 /******************* Bit definition for TIM_CCR4 register *******************/
3591 #define TIM_CCR4_CCR4 ((uint32_t)0xFFFF) /*!<Capture/Compare 4 Value */
3592
3593 /******************* Bit definition for TIM_BDTR register *******************/
3594 #define TIM_BDTR_DTG ((uint32_t)0x00FF) /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
3595 #define TIM_BDTR_DTG_0 ((uint32_t)0x0001) /*!<Bit 0 */
3596 #define TIM_BDTR_DTG_1 ((uint32_t)0x0002) /*!<Bit 1 */
3597 #define TIM_BDTR_DTG_2 ((uint32_t)0x0004) /*!<Bit 2 */
3598 #define TIM_BDTR_DTG_3 ((uint32_t)0x0008) /*!<Bit 3 */
3599 #define TIM_BDTR_DTG_4 ((uint32_t)0x0010) /*!<Bit 4 */
3600 #define TIM_BDTR_DTG_5 ((uint32_t)0x0020) /*!<Bit 5 */
3601 #define TIM_BDTR_DTG_6 ((uint32_t)0x0040) /*!<Bit 6 */
3602 #define TIM_BDTR_DTG_7 ((uint32_t)0x0080) /*!<Bit 7 */
3603
3604 #define TIM_BDTR_LOCK ((uint32_t)0x0300) /*!<LOCK[1:0] bits (Lock Configuration) */
3605 #define TIM_BDTR_LOCK_0 ((uint32_t)0x0100) /*!<Bit 0 */
3606 #define TIM_BDTR_LOCK_1 ((uint32_t)0x0200) /*!<Bit 1 */
3607
3608 #define TIM_BDTR_OSSI ((uint32_t)0x0400) /*!<Off-State Selection for Idle mode */
3609 #define TIM_BDTR_OSSR ((uint32_t)0x0800) /*!<Off-State Selection for Run mode */
3610 #define TIM_BDTR_BKE ((uint32_t)0x1000) /*!<Break enable */
3611 #define TIM_BDTR_BKP ((uint32_t)0x2000) /*!<Break Polarity */
3612 #define TIM_BDTR_AOE ((uint32_t)0x4000) /*!<Automatic Output enable */
3613 #define TIM_BDTR_MOE ((uint32_t)0x8000) /*!<Main Output enable */
3614
3615 /******************* Bit definition for TIM_DCR register ********************/
3616 #define TIM_DCR_DBA ((uint32_t)0x001F) /*!<DBA[4:0] bits (DMA Base Address) */
3617 #define TIM_DCR_DBA_0 ((uint32_t)0x0001) /*!<Bit 0 */
3618 #define TIM_DCR_DBA_1 ((uint32_t)0x0002) /*!<Bit 1 */
3619 #define TIM_DCR_DBA_2 ((uint32_t)0x0004) /*!<Bit 2 */
3620 #define TIM_DCR_DBA_3 ((uint32_t)0x0008) /*!<Bit 3 */
3621 #define TIM_DCR_DBA_4 ((uint32_t)0x0010) /*!<Bit 4 */
3622
3623 #define TIM_DCR_DBL ((uint32_t)0x1F00) /*!<DBL[4:0] bits (DMA Burst Length) */
3624 #define TIM_DCR_DBL_0 ((uint32_t)0x0100) /*!<Bit 0 */
3625 #define TIM_DCR_DBL_1 ((uint32_t)0x0200) /*!<Bit 1 */
3626 #define TIM_DCR_DBL_2 ((uint32_t)0x0400) /*!<Bit 2 */
3627 #define TIM_DCR_DBL_3 ((uint32_t)0x0800) /*!<Bit 3 */
3628 #define TIM_DCR_DBL_4 ((uint32_t)0x1000) /*!<Bit 4 */
3629
3630 /******************* Bit definition for TIM_DMAR register *******************/
3631 #define TIM_DMAR_DMAB ((uint32_t)0xFFFF) /*!<DMA register for burst accesses */
3632
3633 /******************* Bit definition for TIM_OR register *********************/
3634 #define TIM_OR_TI4_RMP ((uint32_t)0x00C0) /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap) */
3635 #define TIM_OR_TI4_RMP_0 ((uint32_t)0x0040) /*!<Bit 0 */
3636 #define TIM_OR_TI4_RMP_1 ((uint32_t)0x0080) /*!<Bit 1 */
3637 #define TIM_OR_ITR1_RMP ((uint32_t)0x0C00) /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */
3638 #define TIM_OR_ITR1_RMP_0 ((uint32_t)0x0400) /*!<Bit 0 */
3639 #define TIM_OR_ITR1_RMP_1 ((uint32_t)0x0800) /*!<Bit 1 */
3640
3641
3642 /******************************************************************************/
3643 /* */
3644 /* Universal Synchronous Asynchronous Receiver Transmitter */
3645 /* */
3646 /******************************************************************************/
3647 /******************* Bit definition for USART_SR register *******************/
3648 #define USART_SR_PE ((uint32_t)0x0001) /*!<Parity Error */
3649 #define USART_SR_FE ((uint32_t)0x0002) /*!<Framing Error */
3650 #define USART_SR_NE ((uint32_t)0x0004) /*!<Noise Error Flag */
3651 #define USART_SR_ORE ((uint32_t)0x0008) /*!<OverRun Error */
3652 #define USART_SR_IDLE ((uint32_t)0x0010) /*!<IDLE line detected */
3653 #define USART_SR_RXNE ((uint32_t)0x0020) /*!<Read Data Register Not Empty */
3654 #define USART_SR_TC ((uint32_t)0x0040) /*!<Transmission Complete */
3655 #define USART_SR_TXE ((uint32_t)0x0080) /*!<Transmit Data Register Empty */
3656 #define USART_SR_LBD ((uint32_t)0x0100) /*!<LIN Break Detection Flag */
3657 #define USART_SR_CTS ((uint32_t)0x0200) /*!<CTS Flag */
3658
3659 /******************* Bit definition for USART_DR register *******************/
3660 #define USART_DR_DR ((uint32_t)0x01FF) /*!<Data value */
3661
3662 /****************** Bit definition for USART_BRR register *******************/
3663 #define USART_BRR_DIV_Fraction ((uint32_t)0x000F) /*!<Fraction of USARTDIV */
3664 #define USART_BRR_DIV_Mantissa ((uint32_t)0xFFF0) /*!<Mantissa of USARTDIV */
3665
3666 /****************** Bit definition for USART_CR1 register *******************/
3667 #define USART_CR1_SBK ((uint32_t)0x0001) /*!<Send Break */
3668 #define USART_CR1_RWU ((uint32_t)0x0002) /*!<Receiver wakeup */
3669 #define USART_CR1_RE ((uint32_t)0x0004) /*!<Receiver Enable */
3670 #define USART_CR1_TE ((uint32_t)0x0008) /*!<Transmitter Enable */
3671 #define USART_CR1_IDLEIE ((uint32_t)0x0010) /*!<IDLE Interrupt Enable */
3672 #define USART_CR1_RXNEIE ((uint32_t)0x0020) /*!<RXNE Interrupt Enable */
3673 #define USART_CR1_TCIE ((uint32_t)0x0040) /*!<Transmission Complete Interrupt Enable */
3674 #define USART_CR1_TXEIE ((uint32_t)0x0080) /*!<PE Interrupt Enable */
3675 #define USART_CR1_PEIE ((uint32_t)0x0100) /*!<PE Interrupt Enable */
3676 #define USART_CR1_PS ((uint32_t)0x0200) /*!<Parity Selection */
3677 #define USART_CR1_PCE ((uint32_t)0x0400) /*!<Parity Control Enable */
3678 #define USART_CR1_WAKE ((uint32_t)0x0800) /*!<Wakeup method */
3679 #define USART_CR1_M ((uint32_t)0x1000) /*!<Word length */
3680 #define USART_CR1_UE ((uint32_t)0x2000) /*!<USART Enable */
3681 #define USART_CR1_OVER8 ((uint32_t)0x8000) /*!<USART Oversampling by 8 enable */
3682
3683 /****************** Bit definition for USART_CR2 register *******************/
3684 #define USART_CR2_ADD ((uint32_t)0x000F) /*!<Address of the USART node */
3685 #define USART_CR2_LBDL ((uint32_t)0x0020) /*!<LIN Break Detection Length */
3686 #define USART_CR2_LBDIE ((uint32_t)0x0040) /*!<LIN Break Detection Interrupt Enable */
3687 #define USART_CR2_LBCL ((uint32_t)0x0100) /*!<Last Bit Clock pulse */
3688 #define USART_CR2_CPHA ((uint32_t)0x0200) /*!<Clock Phase */
3689 #define USART_CR2_CPOL ((uint32_t)0x0400) /*!<Clock Polarity */
3690 #define USART_CR2_CLKEN ((uint32_t)0x0800) /*!<Clock Enable */
3691
3692 #define USART_CR2_STOP ((uint32_t)0x3000) /*!<STOP[1:0] bits (STOP bits) */
3693 #define USART_CR2_STOP_0 ((uint32_t)0x1000) /*!<Bit 0 */
3694 #define USART_CR2_STOP_1 ((uint32_t)0x2000) /*!<Bit 1 */
3695
3696 #define USART_CR2_LINEN ((uint32_t)0x4000) /*!<LIN mode enable */
3697
3698 /****************** Bit definition for USART_CR3 register *******************/
3699 #define USART_CR3_EIE ((uint32_t)0x0001) /*!<Error Interrupt Enable */
3700 #define USART_CR3_IREN ((uint32_t)0x0002) /*!<IrDA mode Enable */
3701 #define USART_CR3_IRLP ((uint32_t)0x0004) /*!<IrDA Low-Power */
3702 #define USART_CR3_HDSEL ((uint32_t)0x0008) /*!<Half-Duplex Selection */
3703 #define USART_CR3_NACK ((uint32_t)0x0010) /*!<Smartcard NACK enable */
3704 #define USART_CR3_SCEN ((uint32_t)0x0020) /*!<Smartcard mode enable */
3705 #define USART_CR3_DMAR ((uint32_t)0x0040) /*!<DMA Enable Receiver */
3706 #define USART_CR3_DMAT ((uint32_t)0x0080) /*!<DMA Enable Transmitter */
3707 #define USART_CR3_RTSE ((uint32_t)0x0100) /*!<RTS Enable */
3708 #define USART_CR3_CTSE ((uint32_t)0x0200) /*!<CTS Enable */
3709 #define USART_CR3_CTSIE ((uint32_t)0x0400) /*!<CTS Interrupt Enable */
3710 #define USART_CR3_ONEBIT ((uint32_t)0x0800) /*!<USART One bit method enable */
3711
3712 /****************** Bit definition for USART_GTPR register ******************/
3713 #define USART_GTPR_PSC ((uint32_t)0x00FF) /*!<PSC[7:0] bits (Prescaler value) */
3714 #define USART_GTPR_PSC_0 ((uint32_t)0x0001) /*!<Bit 0 */
3715 #define USART_GTPR_PSC_1 ((uint32_t)0x0002) /*!<Bit 1 */
3716 #define USART_GTPR_PSC_2 ((uint32_t)0x0004) /*!<Bit 2 */
3717 #define USART_GTPR_PSC_3 ((uint32_t)0x0008) /*!<Bit 3 */
3718 #define USART_GTPR_PSC_4 ((uint32_t)0x0010) /*!<Bit 4 */
3719 #define USART_GTPR_PSC_5 ((uint32_t)0x0020) /*!<Bit 5 */
3720 #define USART_GTPR_PSC_6 ((uint32_t)0x0040) /*!<Bit 6 */
3721 #define USART_GTPR_PSC_7 ((uint32_t)0x0080) /*!<Bit 7 */
3722
3723 #define USART_GTPR_GT ((uint32_t)0xFF00) /*!<Guard time value */
3724
3725 /******************************************************************************/
3726 /* */
3727 /* Window WATCHDOG */
3728 /* */
3729 /******************************************************************************/
3730 /******************* Bit definition for WWDG_CR register ********************/
3731 #define WWDG_CR_T ((uint32_t)0x7F) /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
3732 #define WWDG_CR_T0 ((uint32_t)0x01) /*!<Bit 0 */
3733 #define WWDG_CR_T1 ((uint32_t)0x02) /*!<Bit 1 */
3734 #define WWDG_CR_T2 ((uint32_t)0x04) /*!<Bit 2 */
3735 #define WWDG_CR_T3 ((uint32_t)0x08) /*!<Bit 3 */
3736 #define WWDG_CR_T4 ((uint32_t)0x10) /*!<Bit 4 */
3737 #define WWDG_CR_T5 ((uint32_t)0x20) /*!<Bit 5 */
3738 #define WWDG_CR_T6 ((uint32_t)0x40) /*!<Bit 6 */
3739
3740 #define WWDG_CR_WDGA ((uint32_t)0x80) /*!<Activation bit */
3741
3742 /******************* Bit definition for WWDG_CFR register *******************/
3743 #define WWDG_CFR_W ((uint32_t)0x007F) /*!<W[6:0] bits (7-bit window value) */
3744 #define WWDG_CFR_W0 ((uint32_t)0x0001) /*!<Bit 0 */
3745 #define WWDG_CFR_W1 ((uint32_t)0x0002) /*!<Bit 1 */
3746 #define WWDG_CFR_W2 ((uint32_t)0x0004) /*!<Bit 2 */
3747 #define WWDG_CFR_W3 ((uint32_t)0x0008) /*!<Bit 3 */
3748 #define WWDG_CFR_W4 ((uint32_t)0x0010) /*!<Bit 4 */
3749 #define WWDG_CFR_W5 ((uint32_t)0x0020) /*!<Bit 5 */
3750 #define WWDG_CFR_W6 ((uint32_t)0x0040) /*!<Bit 6 */
3751
3752 #define WWDG_CFR_WDGTB ((uint32_t)0x0180) /*!<WDGTB[1:0] bits (Timer Base) */
3753 #define WWDG_CFR_WDGTB0 ((uint32_t)0x0080) /*!<Bit 0 */
3754 #define WWDG_CFR_WDGTB1 ((uint32_t)0x0100) /*!<Bit 1 */
3755
3756 #define WWDG_CFR_EWI ((uint32_t)0x0200) /*!<Early Wakeup Interrupt */
3757
3758 /******************* Bit definition for WWDG_SR register ********************/
3759 #define WWDG_SR_EWIF ((uint32_t)0x01) /*!<Early Wakeup Interrupt Flag */
3760
3761
3762 /******************************************************************************/
3763 /* */
3764 /* DBG */
3765 /* */
3766 /******************************************************************************/
3767 /******************** Bit definition for DBGMCU_IDCODE register *************/
3768 #define DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF)
3769 #define DBGMCU_IDCODE_REV_ID ((uint32_t)0xFFFF0000)
3770
3771 /******************** Bit definition for DBGMCU_CR register *****************/
3772 #define DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001)
3773 #define DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002)
3774 #define DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004)
3775 #define DBGMCU_CR_TRACE_IOEN ((uint32_t)0x00000020)
3776
3777 #define DBGMCU_CR_TRACE_MODE ((uint32_t)0x000000C0)
3778 #define DBGMCU_CR_TRACE_MODE_0 ((uint32_t)0x00000040)/*!<Bit 0 */
3779 #define DBGMCU_CR_TRACE_MODE_1 ((uint32_t)0x00000080)/*!<Bit 1 */
3780
3781 /******************** Bit definition for DBGMCU_APB1_FZ register ************/
3782 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP ((uint32_t)0x00000001)
3783 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP ((uint32_t)0x00000002)
3784 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP ((uint32_t)0x00000004)
3785 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP ((uint32_t)0x00000008)
3786 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP ((uint32_t)0x00000010)
3787 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP ((uint32_t)0x00000020)
3788 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP ((uint32_t)0x00000040)
3789 #define DBGMCU_APB1_FZ_DBG_TIM13_STOP ((uint32_t)0x00000080)
3790 #define DBGMCU_APB1_FZ_DBG_TIM14_STOP ((uint32_t)0x00000100)
3791 #define DBGMCU_APB1_FZ_DBG_RTC_STOP ((uint32_t)0x00000400)
3792 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP ((uint32_t)0x00000800)
3793 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP ((uint32_t)0x00001000)
3794 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00200000)
3795 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00400000)
3796 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT ((uint32_t)0x00800000)
3797 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP ((uint32_t)0x02000000)
3798 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP ((uint32_t)0x04000000)
3799 /* Old IWDGSTOP bit definition, maintained for legacy purpose */
3800 #define DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP
3801
3802 /******************** Bit definition for DBGMCU_APB2_FZ register ************/
3803 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP ((uint32_t)0x00000001)
3804 #define DBGMCU_APB2_FZ_DBG_TIM8_STOP ((uint32_t)0x00000002)
3805 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP ((uint32_t)0x00010000)
3806 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP ((uint32_t)0x00020000)
3807 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP ((uint32_t)0x00040000)
3808
3809 /******************************************************************************/
3810 /* */
3811 /* USB_OTG */
3812 /* */
3813 /******************************************************************************/
3814 /******************** Bit definition forUSB_OTG_GOTGCTL register ********************/
3815 #define USB_OTG_GOTGCTL_SRQSCS ((uint32_t)0x00000001) /*!< Session request success */
3816 #define USB_OTG_GOTGCTL_SRQ ((uint32_t)0x00000002) /*!< Session request */
3817 #define USB_OTG_GOTGCTL_HNGSCS ((uint32_t)0x00000100) /*!< Host negotiation success */
3818 #define USB_OTG_GOTGCTL_HNPRQ ((uint32_t)0x00000200) /*!< HNP request */
3819 #define USB_OTG_GOTGCTL_HSHNPEN ((uint32_t)0x00000400) /*!< Host set HNP enable */
3820 #define USB_OTG_GOTGCTL_DHNPEN ((uint32_t)0x00000800) /*!< Device HNP enabled */
3821 #define USB_OTG_GOTGCTL_CIDSTS ((uint32_t)0x00010000) /*!< Connector ID status */
3822 #define USB_OTG_GOTGCTL_DBCT ((uint32_t)0x00020000) /*!< Long/short debounce time */
3823 #define USB_OTG_GOTGCTL_ASVLD ((uint32_t)0x00040000) /*!< A-session valid */
3824 #define USB_OTG_GOTGCTL_BSVLD ((uint32_t)0x00080000) /*!< B-session valid */
3825
3826 /******************** Bit definition forUSB_OTG_HCFG register ********************/
3827
3828 #define USB_OTG_HCFG_FSLSPCS ((uint32_t)0x00000003) /*!< FS/LS PHY clock select */
3829 #define USB_OTG_HCFG_FSLSPCS_0 ((uint32_t)0x00000001) /*!<Bit 0 */
3830 #define USB_OTG_HCFG_FSLSPCS_1 ((uint32_t)0x00000002) /*!<Bit 1 */
3831 #define USB_OTG_HCFG_FSLSS ((uint32_t)0x00000004) /*!< FS- and LS-only support */
3832
3833 /******************** Bit definition forUSB_OTG_DCFG register ********************/
3834
3835 #define USB_OTG_DCFG_DSPD ((uint32_t)0x00000003) /*!< Device speed */
3836 #define USB_OTG_DCFG_DSPD_0 ((uint32_t)0x00000001) /*!<Bit 0 */
3837 #define USB_OTG_DCFG_DSPD_1 ((uint32_t)0x00000002) /*!<Bit 1 */
3838 #define USB_OTG_DCFG_NZLSOHSK ((uint32_t)0x00000004) /*!< Nonzero-length status OUT handshake */
3839
3840 #define USB_OTG_DCFG_DAD ((uint32_t)0x000007F0) /*!< Device address */
3841 #define USB_OTG_DCFG_DAD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
3842 #define USB_OTG_DCFG_DAD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
3843 #define USB_OTG_DCFG_DAD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
3844 #define USB_OTG_DCFG_DAD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
3845 #define USB_OTG_DCFG_DAD_4 ((uint32_t)0x00000100) /*!<Bit 4 */
3846 #define USB_OTG_DCFG_DAD_5 ((uint32_t)0x00000200) /*!<Bit 5 */
3847 #define USB_OTG_DCFG_DAD_6 ((uint32_t)0x00000400) /*!<Bit 6 */
3848
3849 #define USB_OTG_DCFG_PFIVL ((uint32_t)0x00001800) /*!< Periodic (micro)frame interval */
3850 #define USB_OTG_DCFG_PFIVL_0 ((uint32_t)0x00000800) /*!<Bit 0 */
3851 #define USB_OTG_DCFG_PFIVL_1 ((uint32_t)0x00001000) /*!<Bit 1 */
3852
3853 #define USB_OTG_DCFG_PERSCHIVL ((uint32_t)0x03000000) /*!< Periodic scheduling interval */
3854 #define USB_OTG_DCFG_PERSCHIVL_0 ((uint32_t)0x01000000) /*!<Bit 0 */
3855 #define USB_OTG_DCFG_PERSCHIVL_1 ((uint32_t)0x02000000) /*!<Bit 1 */
3856
3857 /******************** Bit definition forUSB_OTG_PCGCR register ********************/
3858 #define USB_OTG_PCGCR_STPPCLK ((uint32_t)0x00000001) /*!< Stop PHY clock */
3859 #define USB_OTG_PCGCR_GATEHCLK ((uint32_t)0x00000002) /*!< Gate HCLK */
3860 #define USB_OTG_PCGCR_PHYSUSP ((uint32_t)0x00000010) /*!< PHY suspended */
3861
3862 /******************** Bit definition forUSB_OTG_GOTGINT register ********************/
3863 #define USB_OTG_GOTGINT_SEDET ((uint32_t)0x00000004) /*!< Session end detected */
3864 #define USB_OTG_GOTGINT_SRSSCHG ((uint32_t)0x00000100) /*!< Session request success status change */
3865 #define USB_OTG_GOTGINT_HNSSCHG ((uint32_t)0x00000200) /*!< Host negotiation success status change */
3866 #define USB_OTG_GOTGINT_HNGDET ((uint32_t)0x00020000) /*!< Host negotiation detected */
3867 #define USB_OTG_GOTGINT_ADTOCHG ((uint32_t)0x00040000) /*!< A-device timeout change */
3868 #define USB_OTG_GOTGINT_DBCDNE ((uint32_t)0x00080000) /*!< Debounce done */
3869
3870 /******************** Bit definition forUSB_OTG_DCTL register ********************/
3871 #define USB_OTG_DCTL_RWUSIG ((uint32_t)0x00000001) /*!< Remote wakeup signaling */
3872 #define USB_OTG_DCTL_SDIS ((uint32_t)0x00000002) /*!< Soft disconnect */
3873 #define USB_OTG_DCTL_GINSTS ((uint32_t)0x00000004) /*!< Global IN NAK status */
3874 #define USB_OTG_DCTL_GONSTS ((uint32_t)0x00000008) /*!< Global OUT NAK status */
3875
3876 #define USB_OTG_DCTL_TCTL ((uint32_t)0x00000070) /*!< Test control */
3877 #define USB_OTG_DCTL_TCTL_0 ((uint32_t)0x00000010) /*!<Bit 0 */
3878 #define USB_OTG_DCTL_TCTL_1 ((uint32_t)0x00000020) /*!<Bit 1 */
3879 #define USB_OTG_DCTL_TCTL_2 ((uint32_t)0x00000040) /*!<Bit 2 */
3880 #define USB_OTG_DCTL_SGINAK ((uint32_t)0x00000080) /*!< Set global IN NAK */
3881 #define USB_OTG_DCTL_CGINAK ((uint32_t)0x00000100) /*!< Clear global IN NAK */
3882 #define USB_OTG_DCTL_SGONAK ((uint32_t)0x00000200) /*!< Set global OUT NAK */
3883 #define USB_OTG_DCTL_CGONAK ((uint32_t)0x00000400) /*!< Clear global OUT NAK */
3884 #define USB_OTG_DCTL_POPRGDNE ((uint32_t)0x00000800) /*!< Power-on programming done */
3885
3886 /******************** Bit definition forUSB_OTG_HFIR register ********************/
3887 #define USB_OTG_HFIR_FRIVL ((uint32_t)0x0000FFFF) /*!< Frame interval */
3888
3889 /******************** Bit definition forUSB_OTG_HFNUM register ********************/
3890 #define USB_OTG_HFNUM_FRNUM ((uint32_t)0x0000FFFF) /*!< Frame number */
3891 #define USB_OTG_HFNUM_FTREM ((uint32_t)0xFFFF0000) /*!< Frame time remaining */
3892
3893 /******************** Bit definition forUSB_OTG_DSTS register ********************/
3894 #define USB_OTG_DSTS_SUSPSTS ((uint32_t)0x00000001) /*!< Suspend status */
3895
3896 #define USB_OTG_DSTS_ENUMSPD ((uint32_t)0x00000006) /*!< Enumerated speed */
3897 #define USB_OTG_DSTS_ENUMSPD_0 ((uint32_t)0x00000002) /*!<Bit 0 */
3898 #define USB_OTG_DSTS_ENUMSPD_1 ((uint32_t)0x00000004) /*!<Bit 1 */
3899 #define USB_OTG_DSTS_EERR ((uint32_t)0x00000008) /*!< Erratic error */
3900 #define USB_OTG_DSTS_FNSOF ((uint32_t)0x003FFF00) /*!< Frame number of the received SOF */
3901
3902 /******************** Bit definition forUSB_OTG_GAHBCFG register ********************/
3903 #define USB_OTG_GAHBCFG_GINT ((uint32_t)0x00000001) /*!< Global interrupt mask */
3904
3905 #define USB_OTG_GAHBCFG_HBSTLEN ((uint32_t)0x0000001E) /*!< Burst length/type */
3906 #define USB_OTG_GAHBCFG_HBSTLEN_0 ((uint32_t)0x00000002) /*!<Bit 0 */
3907 #define USB_OTG_GAHBCFG_HBSTLEN_1 ((uint32_t)0x00000004) /*!<Bit 1 */
3908 #define USB_OTG_GAHBCFG_HBSTLEN_2 ((uint32_t)0x00000008) /*!<Bit 2 */
3909 #define USB_OTG_GAHBCFG_HBSTLEN_3 ((uint32_t)0x00000010) /*!<Bit 3 */
3910 #define USB_OTG_GAHBCFG_DMAEN ((uint32_t)0x00000020) /*!< DMA enable */
3911 #define USB_OTG_GAHBCFG_TXFELVL ((uint32_t)0x00000080) /*!< TxFIFO empty level */
3912 #define USB_OTG_GAHBCFG_PTXFELVL ((uint32_t)0x00000100) /*!< Periodic TxFIFO empty level */
3913
3914 /******************** Bit definition forUSB_OTG_GUSBCFG register ********************/
3915
3916 #define USB_OTG_GUSBCFG_TOCAL ((uint32_t)0x00000007) /*!< FS timeout calibration */
3917 #define USB_OTG_GUSBCFG_TOCAL_0 ((uint32_t)0x00000001) /*!<Bit 0 */
3918 #define USB_OTG_GUSBCFG_TOCAL_1 ((uint32_t)0x00000002) /*!<Bit 1 */
3919 #define USB_OTG_GUSBCFG_TOCAL_2 ((uint32_t)0x00000004) /*!<Bit 2 */
3920 #define USB_OTG_GUSBCFG_PHYSEL ((uint32_t)0x00000040) /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */
3921 #define USB_OTG_GUSBCFG_SRPCAP ((uint32_t)0x00000100) /*!< SRP-capable */
3922 #define USB_OTG_GUSBCFG_HNPCAP ((uint32_t)0x00000200) /*!< HNP-capable */
3923
3924 #define USB_OTG_GUSBCFG_TRDT ((uint32_t)0x00003C00) /*!< USB turnaround time */
3925 #define USB_OTG_GUSBCFG_TRDT_0 ((uint32_t)0x00000400) /*!<Bit 0 */
3926 #define USB_OTG_GUSBCFG_TRDT_1 ((uint32_t)0x00000800) /*!<Bit 1 */
3927 #define USB_OTG_GUSBCFG_TRDT_2 ((uint32_t)0x00001000) /*!<Bit 2 */
3928 #define USB_OTG_GUSBCFG_TRDT_3 ((uint32_t)0x00002000) /*!<Bit 3 */
3929 #define USB_OTG_GUSBCFG_PHYLPCS ((uint32_t)0x00008000) /*!< PHY Low-power clock select */
3930 #define USB_OTG_GUSBCFG_ULPIFSLS ((uint32_t)0x00020000) /*!< ULPI FS/LS select */
3931 #define USB_OTG_GUSBCFG_ULPIAR ((uint32_t)0x00040000) /*!< ULPI Auto-resume */
3932 #define USB_OTG_GUSBCFG_ULPICSM ((uint32_t)0x00080000) /*!< ULPI Clock SuspendM */
3933 #define USB_OTG_GUSBCFG_ULPIEVBUSD ((uint32_t)0x00100000) /*!< ULPI External VBUS Drive */
3934 #define USB_OTG_GUSBCFG_ULPIEVBUSI ((uint32_t)0x00200000) /*!< ULPI external VBUS indicator */
3935 #define USB_OTG_GUSBCFG_TSDPS ((uint32_t)0x00400000) /*!< TermSel DLine pulsing selection */
3936 #define USB_OTG_GUSBCFG_PCCI ((uint32_t)0x00800000) /*!< Indicator complement */
3937 #define USB_OTG_GUSBCFG_PTCI ((uint32_t)0x01000000) /*!< Indicator pass through */
3938 #define USB_OTG_GUSBCFG_ULPIIPD ((uint32_t)0x02000000) /*!< ULPI interface protect disable */
3939 #define USB_OTG_GUSBCFG_FHMOD ((uint32_t)0x20000000) /*!< Forced host mode */
3940 #define USB_OTG_GUSBCFG_FDMOD ((uint32_t)0x40000000) /*!< Forced peripheral mode */
3941 #define USB_OTG_GUSBCFG_CTXPKT ((uint32_t)0x80000000) /*!< Corrupt Tx packet */
3942
3943 /******************** Bit definition forUSB_OTG_GRSTCTL register ********************/
3944 #define USB_OTG_GRSTCTL_CSRST ((uint32_t)0x00000001) /*!< Core soft reset */
3945 #define USB_OTG_GRSTCTL_HSRST ((uint32_t)0x00000002) /*!< HCLK soft reset */
3946 #define USB_OTG_GRSTCTL_FCRST ((uint32_t)0x00000004) /*!< Host frame counter reset */
3947 #define USB_OTG_GRSTCTL_RXFFLSH ((uint32_t)0x00000010) /*!< RxFIFO flush */
3948 #define USB_OTG_GRSTCTL_TXFFLSH ((uint32_t)0x00000020) /*!< TxFIFO flush */
3949
3950 #define USB_OTG_GRSTCTL_TXFNUM ((uint32_t)0x000007C0) /*!< TxFIFO number */
3951 #define USB_OTG_GRSTCTL_TXFNUM_0 ((uint32_t)0x00000040) /*!<Bit 0 */
3952 #define USB_OTG_GRSTCTL_TXFNUM_1 ((uint32_t)0x00000080) /*!<Bit 1 */
3953 #define USB_OTG_GRSTCTL_TXFNUM_2 ((uint32_t)0x00000100) /*!<Bit 2 */
3954 #define USB_OTG_GRSTCTL_TXFNUM_3 ((uint32_t)0x00000200) /*!<Bit 3 */
3955 #define USB_OTG_GRSTCTL_TXFNUM_4 ((uint32_t)0x00000400) /*!<Bit 4 */
3956 #define USB_OTG_GRSTCTL_DMAREQ ((uint32_t)0x40000000) /*!< DMA request signal */
3957 #define USB_OTG_GRSTCTL_AHBIDL ((uint32_t)0x80000000) /*!< AHB master idle */
3958
3959 /******************** Bit definition forUSB_OTG_DIEPMSK register ********************/
3960 #define USB_OTG_DIEPMSK_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed interrupt mask */
3961 #define USB_OTG_DIEPMSK_EPDM ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt mask */
3962 #define USB_OTG_DIEPMSK_TOM ((uint32_t)0x00000008) /*!< Timeout condition mask (nonisochronous endpoints) */
3963 #define USB_OTG_DIEPMSK_ITTXFEMSK ((uint32_t)0x00000010) /*!< IN token received when TxFIFO empty mask */
3964 #define USB_OTG_DIEPMSK_INEPNMM ((uint32_t)0x00000020) /*!< IN token received with EP mismatch mask */
3965 #define USB_OTG_DIEPMSK_INEPNEM ((uint32_t)0x00000040) /*!< IN endpoint NAK effective mask */
3966 #define USB_OTG_DIEPMSK_TXFURM ((uint32_t)0x00000100) /*!< FIFO underrun mask */
3967 #define USB_OTG_DIEPMSK_BIM ((uint32_t)0x00000200) /*!< BNA interrupt mask */
3968
3969 /******************** Bit definition forUSB_OTG_HPTXSTS register ********************/
3970 #define USB_OTG_HPTXSTS_PTXFSAVL ((uint32_t)0x0000FFFF) /*!< Periodic transmit data FIFO space available */
3971
3972 #define USB_OTG_HPTXSTS_PTXQSAV ((uint32_t)0x00FF0000) /*!< Periodic transmit request queue space available */
3973 #define USB_OTG_HPTXSTS_PTXQSAV_0 ((uint32_t)0x00010000) /*!<Bit 0 */
3974 #define USB_OTG_HPTXSTS_PTXQSAV_1 ((uint32_t)0x00020000) /*!<Bit 1 */
3975 #define USB_OTG_HPTXSTS_PTXQSAV_2 ((uint32_t)0x00040000) /*!<Bit 2 */
3976 #define USB_OTG_HPTXSTS_PTXQSAV_3 ((uint32_t)0x00080000) /*!<Bit 3 */
3977 #define USB_OTG_HPTXSTS_PTXQSAV_4 ((uint32_t)0x00100000) /*!<Bit 4 */
3978 #define USB_OTG_HPTXSTS_PTXQSAV_5 ((uint32_t)0x00200000) /*!<Bit 5 */
3979 #define USB_OTG_HPTXSTS_PTXQSAV_6 ((uint32_t)0x00400000) /*!<Bit 6 */
3980 #define USB_OTG_HPTXSTS_PTXQSAV_7 ((uint32_t)0x00800000) /*!<Bit 7 */
3981
3982 #define USB_OTG_HPTXSTS_PTXQTOP ((uint32_t)0xFF000000) /*!< Top of the periodic transmit request queue */
3983 #define USB_OTG_HPTXSTS_PTXQTOP_0 ((uint32_t)0x01000000) /*!<Bit 0 */
3984 #define USB_OTG_HPTXSTS_PTXQTOP_1 ((uint32_t)0x02000000) /*!<Bit 1 */
3985 #define USB_OTG_HPTXSTS_PTXQTOP_2 ((uint32_t)0x04000000) /*!<Bit 2 */
3986 #define USB_OTG_HPTXSTS_PTXQTOP_3 ((uint32_t)0x08000000) /*!<Bit 3 */
3987 #define USB_OTG_HPTXSTS_PTXQTOP_4 ((uint32_t)0x10000000) /*!<Bit 4 */
3988 #define USB_OTG_HPTXSTS_PTXQTOP_5 ((uint32_t)0x20000000) /*!<Bit 5 */
3989 #define USB_OTG_HPTXSTS_PTXQTOP_6 ((uint32_t)0x40000000) /*!<Bit 6 */
3990 #define USB_OTG_HPTXSTS_PTXQTOP_7 ((uint32_t)0x80000000) /*!<Bit 7 */
3991
3992 /******************** Bit definition forUSB_OTG_HAINT register ********************/
3993 #define USB_OTG_HAINT_HAINT ((uint32_t)0x0000FFFF) /*!< Channel interrupts */
3994
3995 /******************** Bit definition forUSB_OTG_DOEPMSK register ********************/
3996 #define USB_OTG_DOEPMSK_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed interrupt mask */
3997 #define USB_OTG_DOEPMSK_EPDM ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt mask */
3998 #define USB_OTG_DOEPMSK_STUPM ((uint32_t)0x00000008) /*!< SETUP phase done mask */
3999 #define USB_OTG_DOEPMSK_OTEPDM ((uint32_t)0x00000010) /*!< OUT token received when endpoint disabled mask */
4000 #define USB_OTG_DOEPMSK_B2BSTUP ((uint32_t)0x00000040) /*!< Back-to-back SETUP packets received mask */
4001 #define USB_OTG_DOEPMSK_OPEM ((uint32_t)0x00000100) /*!< OUT packet error mask */
4002 #define USB_OTG_DOEPMSK_BOIM ((uint32_t)0x00000200) /*!< BNA interrupt mask */
4003
4004 /******************** Bit definition forUSB_OTG_GINTSTS register ********************/
4005 #define USB_OTG_GINTSTS_CMOD ((uint32_t)0x00000001) /*!< Current mode of operation */
4006 #define USB_OTG_GINTSTS_MMIS ((uint32_t)0x00000002) /*!< Mode mismatch interrupt */
4007 #define USB_OTG_GINTSTS_OTGINT ((uint32_t)0x00000004) /*!< OTG interrupt */
4008 #define USB_OTG_GINTSTS_SOF ((uint32_t)0x00000008) /*!< Start of frame */
4009 #define USB_OTG_GINTSTS_RXFLVL ((uint32_t)0x00000010) /*!< RxFIFO nonempty */
4010 #define USB_OTG_GINTSTS_NPTXFE ((uint32_t)0x00000020) /*!< Nonperiodic TxFIFO empty */
4011 #define USB_OTG_GINTSTS_GINAKEFF ((uint32_t)0x00000040) /*!< Global IN nonperiodic NAK effective */
4012 #define USB_OTG_GINTSTS_BOUTNAKEFF ((uint32_t)0x00000080) /*!< Global OUT NAK effective */
4013 #define USB_OTG_GINTSTS_ESUSP ((uint32_t)0x00000400) /*!< Early suspend */
4014 #define USB_OTG_GINTSTS_USBSUSP ((uint32_t)0x00000800) /*!< USB suspend */
4015 #define USB_OTG_GINTSTS_USBRST ((uint32_t)0x00001000) /*!< USB reset */
4016 #define USB_OTG_GINTSTS_ENUMDNE ((uint32_t)0x00002000) /*!< Enumeration done */
4017 #define USB_OTG_GINTSTS_ISOODRP ((uint32_t)0x00004000) /*!< Isochronous OUT packet dropped interrupt */
4018 #define USB_OTG_GINTSTS_EOPF ((uint32_t)0x00008000) /*!< End of periodic frame interrupt */
4019 #define USB_OTG_GINTSTS_IEPINT ((uint32_t)0x00040000) /*!< IN endpoint interrupt */
4020 #define USB_OTG_GINTSTS_OEPINT ((uint32_t)0x00080000) /*!< OUT endpoint interrupt */
4021 #define USB_OTG_GINTSTS_IISOIXFR ((uint32_t)0x00100000) /*!< Incomplete isochronous IN transfer */
4022 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT ((uint32_t)0x00200000) /*!< Incomplete periodic transfer */
4023 #define USB_OTG_GINTSTS_DATAFSUSP ((uint32_t)0x00400000) /*!< Data fetch suspended */
4024 #define USB_OTG_GINTSTS_HPRTINT ((uint32_t)0x01000000) /*!< Host port interrupt */
4025 #define USB_OTG_GINTSTS_HCINT ((uint32_t)0x02000000) /*!< Host channels interrupt */
4026 #define USB_OTG_GINTSTS_PTXFE ((uint32_t)0x04000000) /*!< Periodic TxFIFO empty */
4027 #define USB_OTG_GINTSTS_CIDSCHG ((uint32_t)0x10000000) /*!< Connector ID status change */
4028 #define USB_OTG_GINTSTS_DISCINT ((uint32_t)0x20000000) /*!< Disconnect detected interrupt */
4029 #define USB_OTG_GINTSTS_SRQINT ((uint32_t)0x40000000) /*!< Session request/new session detected interrupt */
4030 #define USB_OTG_GINTSTS_WKUINT ((uint32_t)0x80000000) /*!< Resume/remote wakeup detected interrupt */
4031
4032 /******************** Bit definition forUSB_OTG_GINTMSK register ********************/
4033 #define USB_OTG_GINTMSK_MMISM ((uint32_t)0x00000002) /*!< Mode mismatch interrupt mask */
4034 #define USB_OTG_GINTMSK_OTGINT ((uint32_t)0x00000004) /*!< OTG interrupt mask */
4035 #define USB_OTG_GINTMSK_SOFM ((uint32_t)0x00000008) /*!< Start of frame mask */
4036 #define USB_OTG_GINTMSK_RXFLVLM ((uint32_t)0x00000010) /*!< Receive FIFO nonempty mask */
4037 #define USB_OTG_GINTMSK_NPTXFEM ((uint32_t)0x00000020) /*!< Nonperiodic TxFIFO empty mask */
4038 #define USB_OTG_GINTMSK_GINAKEFFM ((uint32_t)0x00000040) /*!< Global nonperiodic IN NAK effective mask */
4039 #define USB_OTG_GINTMSK_GONAKEFFM ((uint32_t)0x00000080) /*!< Global OUT NAK effective mask */
4040 #define USB_OTG_GINTMSK_ESUSPM ((uint32_t)0x00000400) /*!< Early suspend mask */
4041 #define USB_OTG_GINTMSK_USBSUSPM ((uint32_t)0x00000800) /*!< USB suspend mask */
4042 #define USB_OTG_GINTMSK_USBRST ((uint32_t)0x00001000) /*!< USB reset mask */
4043 #define USB_OTG_GINTMSK_ENUMDNEM ((uint32_t)0x00002000) /*!< Enumeration done mask */
4044 #define USB_OTG_GINTMSK_ISOODRPM ((uint32_t)0x00004000) /*!< Isochronous OUT packet dropped interrupt mask */
4045 #define USB_OTG_GINTMSK_EOPFM ((uint32_t)0x00008000) /*!< End of periodic frame interrupt mask */
4046 #define USB_OTG_GINTMSK_EPMISM ((uint32_t)0x00020000) /*!< Endpoint mismatch interrupt mask */
4047 #define USB_OTG_GINTMSK_IEPINT ((uint32_t)0x00040000) /*!< IN endpoints interrupt mask */
4048 #define USB_OTG_GINTMSK_OEPINT ((uint32_t)0x00080000) /*!< OUT endpoints interrupt mask */
4049 #define USB_OTG_GINTMSK_IISOIXFRM ((uint32_t)0x00100000) /*!< Incomplete isochronous IN transfer mask */
4050 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM ((uint32_t)0x00200000) /*!< Incomplete periodic transfer mask */
4051 #define USB_OTG_GINTMSK_FSUSPM ((uint32_t)0x00400000) /*!< Data fetch suspended mask */
4052 #define USB_OTG_GINTMSK_PRTIM ((uint32_t)0x01000000) /*!< Host port interrupt mask */
4053 #define USB_OTG_GINTMSK_HCIM ((uint32_t)0x02000000) /*!< Host channels interrupt mask */
4054 #define USB_OTG_GINTMSK_PTXFEM ((uint32_t)0x04000000) /*!< Periodic TxFIFO empty mask */
4055 #define USB_OTG_GINTMSK_CIDSCHGM ((uint32_t)0x10000000) /*!< Connector ID status change mask */
4056 #define USB_OTG_GINTMSK_DISCINT ((uint32_t)0x20000000) /*!< Disconnect detected interrupt mask */
4057 #define USB_OTG_GINTMSK_SRQIM ((uint32_t)0x40000000) /*!< Session request/new session detected interrupt mask */
4058 #define USB_OTG_GINTMSK_WUIM ((uint32_t)0x80000000) /*!< Resume/remote wakeup detected interrupt mask */
4059
4060 /******************** Bit definition forUSB_OTG_DAINT register ********************/
4061 #define USB_OTG_DAINT_IEPINT ((uint32_t)0x0000FFFF) /*!< IN endpoint interrupt bits */
4062 #define USB_OTG_DAINT_OEPINT ((uint32_t)0xFFFF0000) /*!< OUT endpoint interrupt bits */
4063
4064 /******************** Bit definition forUSB_OTG_HAINTMSK register ********************/
4065 #define USB_OTG_HAINTMSK_HAINTM ((uint32_t)0x0000FFFF) /*!< Channel interrupt mask */
4066
4067 /******************** Bit definition for USB_OTG_GRXSTSP register ********************/
4068 #define USB_OTG_GRXSTSP_EPNUM ((uint32_t)0x0000000F) /*!< IN EP interrupt mask bits */
4069 #define USB_OTG_GRXSTSP_BCNT ((uint32_t)0x00007FF0) /*!< OUT EP interrupt mask bits */
4070 #define USB_OTG_GRXSTSP_DPID ((uint32_t)0x00018000) /*!< OUT EP interrupt mask bits */
4071 #define USB_OTG_GRXSTSP_PKTSTS ((uint32_t)0x001E0000) /*!< OUT EP interrupt mask bits */
4072
4073 /******************** Bit definition forUSB_OTG_DAINTMSK register ********************/
4074 #define USB_OTG_DAINTMSK_IEPM ((uint32_t)0x0000FFFF) /*!< IN EP interrupt mask bits */
4075 #define USB_OTG_DAINTMSK_OEPM ((uint32_t)0xFFFF0000) /*!< OUT EP interrupt mask bits */
4076
4077 /******************** Bit definition for OTG register ********************/
4078
4079 #define USB_OTG_CHNUM ((uint32_t)0x0000000F) /*!< Channel number */
4080 #define USB_OTG_CHNUM_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4081 #define USB_OTG_CHNUM_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4082 #define USB_OTG_CHNUM_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4083 #define USB_OTG_CHNUM_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4084 #define USB_OTG_BCNT ((uint32_t)0x00007FF0) /*!< Byte count */
4085
4086 #define USB_OTG_DPID ((uint32_t)0x00018000) /*!< Data PID */
4087 #define USB_OTG_DPID_0 ((uint32_t)0x00008000) /*!<Bit 0 */
4088 #define USB_OTG_DPID_1 ((uint32_t)0x00010000) /*!<Bit 1 */
4089
4090 #define USB_OTG_PKTSTS ((uint32_t)0x001E0000) /*!< Packet status */
4091 #define USB_OTG_PKTSTS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
4092 #define USB_OTG_PKTSTS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
4093 #define USB_OTG_PKTSTS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
4094 #define USB_OTG_PKTSTS_3 ((uint32_t)0x00100000) /*!<Bit 3 */
4095
4096 #define USB_OTG_EPNUM ((uint32_t)0x0000000F) /*!< Endpoint number */
4097 #define USB_OTG_EPNUM_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4098 #define USB_OTG_EPNUM_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4099 #define USB_OTG_EPNUM_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4100 #define USB_OTG_EPNUM_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4101
4102 #define USB_OTG_FRMNUM ((uint32_t)0x01E00000) /*!< Frame number */
4103 #define USB_OTG_FRMNUM_0 ((uint32_t)0x00200000) /*!<Bit 0 */
4104 #define USB_OTG_FRMNUM_1 ((uint32_t)0x00400000) /*!<Bit 1 */
4105 #define USB_OTG_FRMNUM_2 ((uint32_t)0x00800000) /*!<Bit 2 */
4106 #define USB_OTG_FRMNUM_3 ((uint32_t)0x01000000) /*!<Bit 3 */
4107
4108 /******************** Bit definition for OTG register ********************/
4109
4110 #define USB_OTG_CHNUM ((uint32_t)0x0000000F) /*!< Channel number */
4111 #define USB_OTG_CHNUM_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4112 #define USB_OTG_CHNUM_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4113 #define USB_OTG_CHNUM_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4114 #define USB_OTG_CHNUM_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4115 #define USB_OTG_BCNT ((uint32_t)0x00007FF0) /*!< Byte count */
4116
4117 #define USB_OTG_DPID ((uint32_t)0x00018000) /*!< Data PID */
4118 #define USB_OTG_DPID_0 ((uint32_t)0x00008000) /*!<Bit 0 */
4119 #define USB_OTG_DPID_1 ((uint32_t)0x00010000) /*!<Bit 1 */
4120
4121 #define USB_OTG_PKTSTS ((uint32_t)0x001E0000) /*!< Packet status */
4122 #define USB_OTG_PKTSTS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
4123 #define USB_OTG_PKTSTS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
4124 #define USB_OTG_PKTSTS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
4125 #define USB_OTG_PKTSTS_3 ((uint32_t)0x00100000) /*!<Bit 3 */
4126
4127 #define USB_OTG_EPNUM ((uint32_t)0x0000000F) /*!< Endpoint number */
4128 #define USB_OTG_EPNUM_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4129 #define USB_OTG_EPNUM_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4130 #define USB_OTG_EPNUM_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4131 #define USB_OTG_EPNUM_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4132
4133 #define USB_OTG_FRMNUM ((uint32_t)0x01E00000) /*!< Frame number */
4134 #define USB_OTG_FRMNUM_0 ((uint32_t)0x00200000) /*!<Bit 0 */
4135 #define USB_OTG_FRMNUM_1 ((uint32_t)0x00400000) /*!<Bit 1 */
4136 #define USB_OTG_FRMNUM_2 ((uint32_t)0x00800000) /*!<Bit 2 */
4137 #define USB_OTG_FRMNUM_3 ((uint32_t)0x01000000) /*!<Bit 3 */
4138
4139 /******************** Bit definition forUSB_OTG_GRXFSIZ register ********************/
4140 #define USB_OTG_GRXFSIZ_RXFD ((uint32_t)0x0000FFFF) /*!< RxFIFO depth */
4141
4142 /******************** Bit definition forUSB_OTG_DVBUSDIS register ********************/
4143 #define USB_OTG_DVBUSDIS_VBUSDT ((uint32_t)0x0000FFFF) /*!< Device VBUS discharge time */
4144
4145 /******************** Bit definition for OTG register ********************/
4146 #define USB_OTG_NPTXFSA ((uint32_t)0x0000FFFF) /*!< Nonperiodic transmit RAM start address */
4147 #define USB_OTG_NPTXFD ((uint32_t)0xFFFF0000) /*!< Nonperiodic TxFIFO depth */
4148 #define USB_OTG_TX0FSA ((uint32_t)0x0000FFFF) /*!< Endpoint 0 transmit RAM start address */
4149 #define USB_OTG_TX0FD ((uint32_t)0xFFFF0000) /*!< Endpoint 0 TxFIFO depth */
4150
4151 /******************** Bit definition forUSB_OTG_DVBUSPULSE register ********************/
4152 #define USB_OTG_DVBUSPULSE_DVBUSP ((uint32_t)0x00000FFF) /*!< Device VBUS pulsing time */
4153
4154 /******************** Bit definition forUSB_OTG_GNPTXSTS register ********************/
4155 #define USB_OTG_GNPTXSTS_NPTXFSAV ((uint32_t)0x0000FFFF) /*!< Nonperiodic TxFIFO space available */
4156
4157 #define USB_OTG_GNPTXSTS_NPTQXSAV ((uint32_t)0x00FF0000) /*!< Nonperiodic transmit request queue space available */
4158 #define USB_OTG_GNPTXSTS_NPTQXSAV_0 ((uint32_t)0x00010000) /*!<Bit 0 */
4159 #define USB_OTG_GNPTXSTS_NPTQXSAV_1 ((uint32_t)0x00020000) /*!<Bit 1 */
4160 #define USB_OTG_GNPTXSTS_NPTQXSAV_2 ((uint32_t)0x00040000) /*!<Bit 2 */
4161 #define USB_OTG_GNPTXSTS_NPTQXSAV_3 ((uint32_t)0x00080000) /*!<Bit 3 */
4162 #define USB_OTG_GNPTXSTS_NPTQXSAV_4 ((uint32_t)0x00100000) /*!<Bit 4 */
4163 #define USB_OTG_GNPTXSTS_NPTQXSAV_5 ((uint32_t)0x00200000) /*!<Bit 5 */
4164 #define USB_OTG_GNPTXSTS_NPTQXSAV_6 ((uint32_t)0x00400000) /*!<Bit 6 */
4165 #define USB_OTG_GNPTXSTS_NPTQXSAV_7 ((uint32_t)0x00800000) /*!<Bit 7 */
4166
4167 #define USB_OTG_GNPTXSTS_NPTXQTOP ((uint32_t)0x7F000000) /*!< Top of the nonperiodic transmit request queue */
4168 #define USB_OTG_GNPTXSTS_NPTXQTOP_0 ((uint32_t)0x01000000) /*!<Bit 0 */
4169 #define USB_OTG_GNPTXSTS_NPTXQTOP_1 ((uint32_t)0x02000000) /*!<Bit 1 */
4170 #define USB_OTG_GNPTXSTS_NPTXQTOP_2 ((uint32_t)0x04000000) /*!<Bit 2 */
4171 #define USB_OTG_GNPTXSTS_NPTXQTOP_3 ((uint32_t)0x08000000) /*!<Bit 3 */
4172 #define USB_OTG_GNPTXSTS_NPTXQTOP_4 ((uint32_t)0x10000000) /*!<Bit 4 */
4173 #define USB_OTG_GNPTXSTS_NPTXQTOP_5 ((uint32_t)0x20000000) /*!<Bit 5 */
4174 #define USB_OTG_GNPTXSTS_NPTXQTOP_6 ((uint32_t)0x40000000) /*!<Bit 6 */
4175
4176 /******************** Bit definition forUSB_OTG_DTHRCTL register ********************/
4177 #define USB_OTG_DTHRCTL_NONISOTHREN ((uint32_t)0x00000001) /*!< Nonisochronous IN endpoints threshold enable */
4178 #define USB_OTG_DTHRCTL_ISOTHREN ((uint32_t)0x00000002) /*!< ISO IN endpoint threshold enable */
4179
4180 #define USB_OTG_DTHRCTL_TXTHRLEN ((uint32_t)0x000007FC) /*!< Transmit threshold length */
4181 #define USB_OTG_DTHRCTL_TXTHRLEN_0 ((uint32_t)0x00000004) /*!<Bit 0 */
4182 #define USB_OTG_DTHRCTL_TXTHRLEN_1 ((uint32_t)0x00000008) /*!<Bit 1 */
4183 #define USB_OTG_DTHRCTL_TXTHRLEN_2 ((uint32_t)0x00000010) /*!<Bit 2 */
4184 #define USB_OTG_DTHRCTL_TXTHRLEN_3 ((uint32_t)0x00000020) /*!<Bit 3 */
4185 #define USB_OTG_DTHRCTL_TXTHRLEN_4 ((uint32_t)0x00000040) /*!<Bit 4 */
4186 #define USB_OTG_DTHRCTL_TXTHRLEN_5 ((uint32_t)0x00000080) /*!<Bit 5 */
4187 #define USB_OTG_DTHRCTL_TXTHRLEN_6 ((uint32_t)0x00000100) /*!<Bit 6 */
4188 #define USB_OTG_DTHRCTL_TXTHRLEN_7 ((uint32_t)0x00000200) /*!<Bit 7 */
4189 #define USB_OTG_DTHRCTL_TXTHRLEN_8 ((uint32_t)0x00000400) /*!<Bit 8 */
4190 #define USB_OTG_DTHRCTL_RXTHREN ((uint32_t)0x00010000) /*!< Receive threshold enable */
4191
4192 #define USB_OTG_DTHRCTL_RXTHRLEN ((uint32_t)0x03FE0000) /*!< Receive threshold length */
4193 #define USB_OTG_DTHRCTL_RXTHRLEN_0 ((uint32_t)0x00020000) /*!<Bit 0 */
4194 #define USB_OTG_DTHRCTL_RXTHRLEN_1 ((uint32_t)0x00040000) /*!<Bit 1 */
4195 #define USB_OTG_DTHRCTL_RXTHRLEN_2 ((uint32_t)0x00080000) /*!<Bit 2 */
4196 #define USB_OTG_DTHRCTL_RXTHRLEN_3 ((uint32_t)0x00100000) /*!<Bit 3 */
4197 #define USB_OTG_DTHRCTL_RXTHRLEN_4 ((uint32_t)0x00200000) /*!<Bit 4 */
4198 #define USB_OTG_DTHRCTL_RXTHRLEN_5 ((uint32_t)0x00400000) /*!<Bit 5 */
4199 #define USB_OTG_DTHRCTL_RXTHRLEN_6 ((uint32_t)0x00800000) /*!<Bit 6 */
4200 #define USB_OTG_DTHRCTL_RXTHRLEN_7 ((uint32_t)0x01000000) /*!<Bit 7 */
4201 #define USB_OTG_DTHRCTL_RXTHRLEN_8 ((uint32_t)0x02000000) /*!<Bit 8 */
4202 #define USB_OTG_DTHRCTL_ARPEN ((uint32_t)0x08000000) /*!< Arbiter parking enable */
4203
4204 /******************** Bit definition forUSB_OTG_DIEPEMPMSK register ********************/
4205 #define USB_OTG_DIEPEMPMSK_INEPTXFEM ((uint32_t)0x0000FFFF) /*!< IN EP Tx FIFO empty interrupt mask bits */
4206
4207 /******************** Bit definition forUSB_OTG_DEACHINT register ********************/
4208 #define USB_OTG_DEACHINT_IEP1INT ((uint32_t)0x00000002) /*!< IN endpoint 1interrupt bit */
4209 #define USB_OTG_DEACHINT_OEP1INT ((uint32_t)0x00020000) /*!< OUT endpoint 1 interrupt bit */
4210
4211 /******************** Bit definition forUSB_OTG_GCCFG register ********************/
4212 #define USB_OTG_GCCFG_PWRDWN ((uint32_t)0x00010000) /*!< Power down */
4213 #define USB_OTG_GCCFG_I2CPADEN ((uint32_t)0x00020000) /*!< Enable I2C bus connection for the external I2C PHY interface */
4214 #define USB_OTG_GCCFG_VBUSASEN ((uint32_t)0x00040000) /*!< Enable the VBUS sensing device */
4215 #define USB_OTG_GCCFG_VBUSBSEN ((uint32_t)0x00080000) /*!< Enable the VBUS sensing device */
4216 #define USB_OTG_GCCFG_SOFOUTEN ((uint32_t)0x00100000) /*!< SOF output enable */
4217 #define USB_OTG_GCCFG_NOVBUSSENS ((uint32_t)0x00200000) /*!< VBUS sensing disable option */
4218
4219 /******************** Bit definition forUSB_OTG_DEACHINTMSK register ********************/
4220 #define USB_OTG_DEACHINTMSK_IEP1INTM ((uint32_t)0x00000002) /*!< IN Endpoint 1 interrupt mask bit */
4221 #define USB_OTG_DEACHINTMSK_OEP1INTM ((uint32_t)0x00020000) /*!< OUT Endpoint 1 interrupt mask bit */
4222
4223 /******************** Bit definition forUSB_OTG_CID register ********************/
4224 #define USB_OTG_CID_PRODUCT_ID ((uint32_t)0xFFFFFFFF) /*!< Product ID field */
4225
4226 /******************** Bit definition forUSB_OTG_DIEPEACHMSK1 register ********************/
4227 #define USB_OTG_DIEPEACHMSK1_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed interrupt mask */
4228 #define USB_OTG_DIEPEACHMSK1_EPDM ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt mask */
4229 #define USB_OTG_DIEPEACHMSK1_TOM ((uint32_t)0x00000008) /*!< Timeout condition mask (nonisochronous endpoints) */
4230 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK ((uint32_t)0x00000010) /*!< IN token received when TxFIFO empty mask */
4231 #define USB_OTG_DIEPEACHMSK1_INEPNMM ((uint32_t)0x00000020) /*!< IN token received with EP mismatch mask */
4232 #define USB_OTG_DIEPEACHMSK1_INEPNEM ((uint32_t)0x00000040) /*!< IN endpoint NAK effective mask */
4233 #define USB_OTG_DIEPEACHMSK1_TXFURM ((uint32_t)0x00000100) /*!< FIFO underrun mask */
4234 #define USB_OTG_DIEPEACHMSK1_BIM ((uint32_t)0x00000200) /*!< BNA interrupt mask */
4235 #define USB_OTG_DIEPEACHMSK1_NAKM ((uint32_t)0x00002000) /*!< NAK interrupt mask */
4236
4237 /******************** Bit definition forUSB_OTG_HPRT register ********************/
4238 #define USB_OTG_HPRT_PCSTS ((uint32_t)0x00000001) /*!< Port connect status */
4239 #define USB_OTG_HPRT_PCDET ((uint32_t)0x00000002) /*!< Port connect detected */
4240 #define USB_OTG_HPRT_PENA ((uint32_t)0x00000004) /*!< Port enable */
4241 #define USB_OTG_HPRT_PENCHNG ((uint32_t)0x00000008) /*!< Port enable/disable change */
4242 #define USB_OTG_HPRT_POCA ((uint32_t)0x00000010) /*!< Port overcurrent active */
4243 #define USB_OTG_HPRT_POCCHNG ((uint32_t)0x00000020) /*!< Port overcurrent change */
4244 #define USB_OTG_HPRT_PRES ((uint32_t)0x00000040) /*!< Port resume */
4245 #define USB_OTG_HPRT_PSUSP ((uint32_t)0x00000080) /*!< Port suspend */
4246 #define USB_OTG_HPRT_PRST ((uint32_t)0x00000100) /*!< Port reset */
4247
4248 #define USB_OTG_HPRT_PLSTS ((uint32_t)0x00000C00) /*!< Port line status */
4249 #define USB_OTG_HPRT_PLSTS_0 ((uint32_t)0x00000400) /*!<Bit 0 */
4250 #define USB_OTG_HPRT_PLSTS_1 ((uint32_t)0x00000800) /*!<Bit 1 */
4251 #define USB_OTG_HPRT_PPWR ((uint32_t)0x00001000) /*!< Port power */
4252
4253 #define USB_OTG_HPRT_PTCTL ((uint32_t)0x0001E000) /*!< Port test control */
4254 #define USB_OTG_HPRT_PTCTL_0 ((uint32_t)0x00002000) /*!<Bit 0 */
4255 #define USB_OTG_HPRT_PTCTL_1 ((uint32_t)0x00004000) /*!<Bit 1 */
4256 #define USB_OTG_HPRT_PTCTL_2 ((uint32_t)0x00008000) /*!<Bit 2 */
4257 #define USB_OTG_HPRT_PTCTL_3 ((uint32_t)0x00010000) /*!<Bit 3 */
4258
4259 #define USB_OTG_HPRT_PSPD ((uint32_t)0x00060000) /*!< Port speed */
4260 #define USB_OTG_HPRT_PSPD_0 ((uint32_t)0x00020000) /*!<Bit 0 */
4261 #define USB_OTG_HPRT_PSPD_1 ((uint32_t)0x00040000) /*!<Bit 1 */
4262
4263 /******************** Bit definition forUSB_OTG_DOEPEACHMSK1 register ********************/
4264 #define USB_OTG_DOEPEACHMSK1_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed interrupt mask */
4265 #define USB_OTG_DOEPEACHMSK1_EPDM ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt mask */
4266 #define USB_OTG_DOEPEACHMSK1_TOM ((uint32_t)0x00000008) /*!< Timeout condition mask */
4267 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK ((uint32_t)0x00000010) /*!< IN token received when TxFIFO empty mask */
4268 #define USB_OTG_DOEPEACHMSK1_INEPNMM ((uint32_t)0x00000020) /*!< IN token received with EP mismatch mask */
4269 #define USB_OTG_DOEPEACHMSK1_INEPNEM ((uint32_t)0x00000040) /*!< IN endpoint NAK effective mask */
4270 #define USB_OTG_DOEPEACHMSK1_TXFURM ((uint32_t)0x00000100) /*!< OUT packet error mask */
4271 #define USB_OTG_DOEPEACHMSK1_BIM ((uint32_t)0x00000200) /*!< BNA interrupt mask */
4272 #define USB_OTG_DOEPEACHMSK1_BERRM ((uint32_t)0x00001000) /*!< Bubble error interrupt mask */
4273 #define USB_OTG_DOEPEACHMSK1_NAKM ((uint32_t)0x00002000) /*!< NAK interrupt mask */
4274 #define USB_OTG_DOEPEACHMSK1_NYETM ((uint32_t)0x00004000) /*!< NYET interrupt mask */
4275
4276 /******************** Bit definition forUSB_OTG_HPTXFSIZ register ********************/
4277 #define USB_OTG_HPTXFSIZ_PTXSA ((uint32_t)0x0000FFFF) /*!< Host periodic TxFIFO start address */
4278 #define USB_OTG_HPTXFSIZ_PTXFD ((uint32_t)0xFFFF0000) /*!< Host periodic TxFIFO depth */
4279
4280 /******************** Bit definition forUSB_OTG_DIEPCTL register ********************/
4281 #define USB_OTG_DIEPCTL_MPSIZ ((uint32_t)0x000007FF) /*!< Maximum packet size */
4282 #define USB_OTG_DIEPCTL_USBAEP ((uint32_t)0x00008000) /*!< USB active endpoint */
4283 #define USB_OTG_DIEPCTL_EONUM_DPID ((uint32_t)0x00010000) /*!< Even/odd frame */
4284 #define USB_OTG_DIEPCTL_NAKSTS ((uint32_t)0x00020000) /*!< NAK status */
4285
4286 #define USB_OTG_DIEPCTL_EPTYP ((uint32_t)0x000C0000) /*!< Endpoint type */
4287 #define USB_OTG_DIEPCTL_EPTYP_0 ((uint32_t)0x00040000) /*!<Bit 0 */
4288 #define USB_OTG_DIEPCTL_EPTYP_1 ((uint32_t)0x00080000) /*!<Bit 1 */
4289 #define USB_OTG_DIEPCTL_STALL ((uint32_t)0x00200000) /*!< STALL handshake */
4290
4291 #define USB_OTG_DIEPCTL_TXFNUM ((uint32_t)0x03C00000) /*!< TxFIFO number */
4292 #define USB_OTG_DIEPCTL_TXFNUM_0 ((uint32_t)0x00400000) /*!<Bit 0 */
4293 #define USB_OTG_DIEPCTL_TXFNUM_1 ((uint32_t)0x00800000) /*!<Bit 1 */
4294 #define USB_OTG_DIEPCTL_TXFNUM_2 ((uint32_t)0x01000000) /*!<Bit 2 */
4295 #define USB_OTG_DIEPCTL_TXFNUM_3 ((uint32_t)0x02000000) /*!<Bit 3 */
4296 #define USB_OTG_DIEPCTL_CNAK ((uint32_t)0x04000000) /*!< Clear NAK */
4297 #define USB_OTG_DIEPCTL_SNAK ((uint32_t)0x08000000) /*!< Set NAK */
4298 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM ((uint32_t)0x10000000) /*!< Set DATA0 PID */
4299 #define USB_OTG_DIEPCTL_SODDFRM ((uint32_t)0x20000000) /*!< Set odd frame */
4300 #define USB_OTG_DIEPCTL_EPDIS ((uint32_t)0x40000000) /*!< Endpoint disable */
4301 #define USB_OTG_DIEPCTL_EPENA ((uint32_t)0x80000000) /*!< Endpoint enable */
4302
4303 /******************** Bit definition forUSB_OTG_HCCHAR register ********************/
4304 #define USB_OTG_HCCHAR_MPSIZ ((uint32_t)0x000007FF) /*!< Maximum packet size */
4305
4306 #define USB_OTG_HCCHAR_EPNUM ((uint32_t)0x00007800) /*!< Endpoint number */
4307 #define USB_OTG_HCCHAR_EPNUM_0 ((uint32_t)0x00000800) /*!<Bit 0 */
4308 #define USB_OTG_HCCHAR_EPNUM_1 ((uint32_t)0x00001000) /*!<Bit 1 */
4309 #define USB_OTG_HCCHAR_EPNUM_2 ((uint32_t)0x00002000) /*!<Bit 2 */
4310 #define USB_OTG_HCCHAR_EPNUM_3 ((uint32_t)0x00004000) /*!<Bit 3 */
4311 #define USB_OTG_HCCHAR_EPDIR ((uint32_t)0x00008000) /*!< Endpoint direction */
4312 #define USB_OTG_HCCHAR_LSDEV ((uint32_t)0x00020000) /*!< Low-speed device */
4313
4314 #define USB_OTG_HCCHAR_EPTYP ((uint32_t)0x000C0000) /*!< Endpoint type */
4315 #define USB_OTG_HCCHAR_EPTYP_0 ((uint32_t)0x00040000) /*!<Bit 0 */
4316 #define USB_OTG_HCCHAR_EPTYP_1 ((uint32_t)0x00080000) /*!<Bit 1 */
4317
4318 #define USB_OTG_HCCHAR_MC ((uint32_t)0x00300000) /*!< Multi Count (MC) / Error Count (EC) */
4319 #define USB_OTG_HCCHAR_MC_0 ((uint32_t)0x00100000) /*!<Bit 0 */
4320 #define USB_OTG_HCCHAR_MC_1 ((uint32_t)0x00200000) /*!<Bit 1 */
4321
4322 #define USB_OTG_HCCHAR_DAD ((uint32_t)0x1FC00000) /*!< Device address */
4323 #define USB_OTG_HCCHAR_DAD_0 ((uint32_t)0x00400000) /*!<Bit 0 */
4324 #define USB_OTG_HCCHAR_DAD_1 ((uint32_t)0x00800000) /*!<Bit 1 */
4325 #define USB_OTG_HCCHAR_DAD_2 ((uint32_t)0x01000000) /*!<Bit 2 */
4326 #define USB_OTG_HCCHAR_DAD_3 ((uint32_t)0x02000000) /*!<Bit 3 */
4327 #define USB_OTG_HCCHAR_DAD_4 ((uint32_t)0x04000000) /*!<Bit 4 */
4328 #define USB_OTG_HCCHAR_DAD_5 ((uint32_t)0x08000000) /*!<Bit 5 */
4329 #define USB_OTG_HCCHAR_DAD_6 ((uint32_t)0x10000000) /*!<Bit 6 */
4330 #define USB_OTG_HCCHAR_ODDFRM ((uint32_t)0x20000000) /*!< Odd frame */
4331 #define USB_OTG_HCCHAR_CHDIS ((uint32_t)0x40000000) /*!< Channel disable */
4332 #define USB_OTG_HCCHAR_CHENA ((uint32_t)0x80000000) /*!< Channel enable */
4333
4334 /******************** Bit definition forUSB_OTG_HCSPLT register ********************/
4335
4336 #define USB_OTG_HCSPLT_PRTADDR ((uint32_t)0x0000007F) /*!< Port address */
4337 #define USB_OTG_HCSPLT_PRTADDR_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4338 #define USB_OTG_HCSPLT_PRTADDR_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4339 #define USB_OTG_HCSPLT_PRTADDR_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4340 #define USB_OTG_HCSPLT_PRTADDR_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4341 #define USB_OTG_HCSPLT_PRTADDR_4 ((uint32_t)0x00000010) /*!<Bit 4 */
4342 #define USB_OTG_HCSPLT_PRTADDR_5 ((uint32_t)0x00000020) /*!<Bit 5 */
4343 #define USB_OTG_HCSPLT_PRTADDR_6 ((uint32_t)0x00000040) /*!<Bit 6 */
4344
4345 #define USB_OTG_HCSPLT_HUBADDR ((uint32_t)0x00003F80) /*!< Hub address */
4346 #define USB_OTG_HCSPLT_HUBADDR_0 ((uint32_t)0x00000080) /*!<Bit 0 */
4347 #define USB_OTG_HCSPLT_HUBADDR_1 ((uint32_t)0x00000100) /*!<Bit 1 */
4348 #define USB_OTG_HCSPLT_HUBADDR_2 ((uint32_t)0x00000200) /*!<Bit 2 */
4349 #define USB_OTG_HCSPLT_HUBADDR_3 ((uint32_t)0x00000400) /*!<Bit 3 */
4350 #define USB_OTG_HCSPLT_HUBADDR_4 ((uint32_t)0x00000800) /*!<Bit 4 */
4351 #define USB_OTG_HCSPLT_HUBADDR_5 ((uint32_t)0x00001000) /*!<Bit 5 */
4352 #define USB_OTG_HCSPLT_HUBADDR_6 ((uint32_t)0x00002000) /*!<Bit 6 */
4353
4354 #define USB_OTG_HCSPLT_XACTPOS ((uint32_t)0x0000C000) /*!< XACTPOS */
4355 #define USB_OTG_HCSPLT_XACTPOS_0 ((uint32_t)0x00004000) /*!<Bit 0 */
4356 #define USB_OTG_HCSPLT_XACTPOS_1 ((uint32_t)0x00008000) /*!<Bit 1 */
4357 #define USB_OTG_HCSPLT_COMPLSPLT ((uint32_t)0x00010000) /*!< Do complete split */
4358 #define USB_OTG_HCSPLT_SPLITEN ((uint32_t)0x80000000) /*!< Split enable */
4359
4360 /******************** Bit definition forUSB_OTG_HCINT register ********************/
4361 #define USB_OTG_HCINT_XFRC ((uint32_t)0x00000001) /*!< Transfer completed */
4362 #define USB_OTG_HCINT_CHH ((uint32_t)0x00000002) /*!< Channel halted */
4363 #define USB_OTG_HCINT_AHBERR ((uint32_t)0x00000004) /*!< AHB error */
4364 #define USB_OTG_HCINT_STALL ((uint32_t)0x00000008) /*!< STALL response received interrupt */
4365 #define USB_OTG_HCINT_NAK ((uint32_t)0x00000010) /*!< NAK response received interrupt */
4366 #define USB_OTG_HCINT_ACK ((uint32_t)0x00000020) /*!< ACK response received/transmitted interrupt */
4367 #define USB_OTG_HCINT_NYET ((uint32_t)0x00000040) /*!< Response received interrupt */
4368 #define USB_OTG_HCINT_TXERR ((uint32_t)0x00000080) /*!< Transaction error */
4369 #define USB_OTG_HCINT_BBERR ((uint32_t)0x00000100) /*!< Babble error */
4370 #define USB_OTG_HCINT_FRMOR ((uint32_t)0x00000200) /*!< Frame overrun */
4371 #define USB_OTG_HCINT_DTERR ((uint32_t)0x00000400) /*!< Data toggle error */
4372
4373 /******************** Bit definition forUSB_OTG_DIEPINT register ********************/
4374 #define USB_OTG_DIEPINT_XFRC ((uint32_t)0x00000001) /*!< Transfer completed interrupt */
4375 #define USB_OTG_DIEPINT_EPDISD ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt */
4376 #define USB_OTG_DIEPINT_TOC ((uint32_t)0x00000008) /*!< Timeout condition */
4377 #define USB_OTG_DIEPINT_ITTXFE ((uint32_t)0x00000010) /*!< IN token received when TxFIFO is empty */
4378 #define USB_OTG_DIEPINT_INEPNE ((uint32_t)0x00000040) /*!< IN endpoint NAK effective */
4379 #define USB_OTG_DIEPINT_TXFE ((uint32_t)0x00000080) /*!< Transmit FIFO empty */
4380 #define USB_OTG_DIEPINT_TXFIFOUDRN ((uint32_t)0x00000100) /*!< Transmit Fifo Underrun */
4381 #define USB_OTG_DIEPINT_BNA ((uint32_t)0x00000200) /*!< Buffer not available interrupt */
4382 #define USB_OTG_DIEPINT_PKTDRPSTS ((uint32_t)0x00000800) /*!< Packet dropped status */
4383 #define USB_OTG_DIEPINT_BERR ((uint32_t)0x00001000) /*!< Babble error interrupt */
4384 #define USB_OTG_DIEPINT_NAK ((uint32_t)0x00002000) /*!< NAK interrupt */
4385
4386 /******************** Bit definition forUSB_OTG_HCINTMSK register ********************/
4387 #define USB_OTG_HCINTMSK_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed mask */
4388 #define USB_OTG_HCINTMSK_CHHM ((uint32_t)0x00000002) /*!< Channel halted mask */
4389 #define USB_OTG_HCINTMSK_AHBERR ((uint32_t)0x00000004) /*!< AHB error */
4390 #define USB_OTG_HCINTMSK_STALLM ((uint32_t)0x00000008) /*!< STALL response received interrupt mask */
4391 #define USB_OTG_HCINTMSK_NAKM ((uint32_t)0x00000010) /*!< NAK response received interrupt mask */
4392 #define USB_OTG_HCINTMSK_ACKM ((uint32_t)0x00000020) /*!< ACK response received/transmitted interrupt mask */
4393 #define USB_OTG_HCINTMSK_NYET ((uint32_t)0x00000040) /*!< response received interrupt mask */
4394 #define USB_OTG_HCINTMSK_TXERRM ((uint32_t)0x00000080) /*!< Transaction error mask */
4395 #define USB_OTG_HCINTMSK_BBERRM ((uint32_t)0x00000100) /*!< Babble error mask */
4396 #define USB_OTG_HCINTMSK_FRMORM ((uint32_t)0x00000200) /*!< Frame overrun mask */
4397 #define USB_OTG_HCINTMSK_DTERRM ((uint32_t)0x00000400) /*!< Data toggle error mask */
4398
4399 /******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/
4400
4401 #define USB_OTG_DIEPTSIZ_XFRSIZ ((uint32_t)0x0007FFFF) /*!< Transfer size */
4402 #define USB_OTG_DIEPTSIZ_PKTCNT ((uint32_t)0x1FF80000) /*!< Packet count */
4403 #define USB_OTG_DIEPTSIZ_MULCNT ((uint32_t)0x60000000) /*!< Packet count */
4404 /******************** Bit definition forUSB_OTG_HCTSIZ register ********************/
4405 #define USB_OTG_HCTSIZ_XFRSIZ ((uint32_t)0x0007FFFF) /*!< Transfer size */
4406 #define USB_OTG_HCTSIZ_PKTCNT ((uint32_t)0x1FF80000) /*!< Packet count */
4407 #define USB_OTG_HCTSIZ_DOPING ((uint32_t)0x80000000) /*!< Do PING */
4408 #define USB_OTG_HCTSIZ_DPID ((uint32_t)0x60000000) /*!< Data PID */
4409 #define USB_OTG_HCTSIZ_DPID_0 ((uint32_t)0x20000000) /*!<Bit 0 */
4410 #define USB_OTG_HCTSIZ_DPID_1 ((uint32_t)0x40000000) /*!<Bit 1 */
4411
4412 /******************** Bit definition forUSB_OTG_DIEPDMA register ********************/
4413 #define USB_OTG_DIEPDMA_DMAADDR ((uint32_t)0xFFFFFFFF) /*!< DMA address */
4414
4415 /******************** Bit definition forUSB_OTG_HCDMA register ********************/
4416 #define USB_OTG_HCDMA_DMAADDR ((uint32_t)0xFFFFFFFF) /*!< DMA address */
4417
4418 /******************** Bit definition forUSB_OTG_DTXFSTS register ********************/
4419 #define USB_OTG_DTXFSTS_INEPTFSAV ((uint32_t)0x0000FFFF) /*!< IN endpoint TxFIFO space avail */
4420
4421 /******************** Bit definition forUSB_OTG_DIEPTXF register ********************/
4422 #define USB_OTG_DIEPTXF_INEPTXSA ((uint32_t)0x0000FFFF) /*!< IN endpoint FIFOx transmit RAM start address */
4423 #define USB_OTG_DIEPTXF_INEPTXFD ((uint32_t)0xFFFF0000) /*!< IN endpoint TxFIFO depth */
4424
4425 /******************** Bit definition forUSB_OTG_DOEPCTL register ********************/
4426
4427 #define USB_OTG_DOEPCTL_MPSIZ ((uint32_t)0x000007FF) /*!< Maximum packet size */ /*!<Bit 1 */
4428 #define USB_OTG_DOEPCTL_USBAEP ((uint32_t)0x00008000) /*!< USB active endpoint */
4429 #define USB_OTG_DOEPCTL_NAKSTS ((uint32_t)0x00020000) /*!< NAK status */
4430 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM ((uint32_t)0x10000000) /*!< Set DATA0 PID */
4431 #define USB_OTG_DOEPCTL_SODDFRM ((uint32_t)0x20000000) /*!< Set odd frame */
4432 #define USB_OTG_DOEPCTL_EPTYP ((uint32_t)0x000C0000) /*!< Endpoint type */
4433 #define USB_OTG_DOEPCTL_EPTYP_0 ((uint32_t)0x00040000) /*!<Bit 0 */
4434 #define USB_OTG_DOEPCTL_EPTYP_1 ((uint32_t)0x00080000) /*!<Bit 1 */
4435 #define USB_OTG_DOEPCTL_SNPM ((uint32_t)0x00100000) /*!< Snoop mode */
4436 #define USB_OTG_DOEPCTL_STALL ((uint32_t)0x00200000) /*!< STALL handshake */
4437 #define USB_OTG_DOEPCTL_CNAK ((uint32_t)0x04000000) /*!< Clear NAK */
4438 #define USB_OTG_DOEPCTL_SNAK ((uint32_t)0x08000000) /*!< Set NAK */
4439 #define USB_OTG_DOEPCTL_EPDIS ((uint32_t)0x40000000) /*!< Endpoint disable */
4440 #define USB_OTG_DOEPCTL_EPENA ((uint32_t)0x80000000) /*!< Endpoint enable */
4441
4442 /******************** Bit definition forUSB_OTG_DOEPINT register ********************/
4443 #define USB_OTG_DOEPINT_XFRC ((uint32_t)0x00000001) /*!< Transfer completed interrupt */
4444 #define USB_OTG_DOEPINT_EPDISD ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt */
4445 #define USB_OTG_DOEPINT_STUP ((uint32_t)0x00000008) /*!< SETUP phase done */
4446 #define USB_OTG_DOEPINT_OTEPDIS ((uint32_t)0x00000010) /*!< OUT token received when endpoint disabled */
4447 #define USB_OTG_DOEPINT_B2BSTUP ((uint32_t)0x00000040) /*!< Back-to-back SETUP packets received */
4448 #define USB_OTG_DOEPINT_NYET ((uint32_t)0x00004000) /*!< NYET interrupt */
4449
4450 /******************** Bit definition forUSB_OTG_DOEPTSIZ register ********************/
4451
4452 #define USB_OTG_DOEPTSIZ_XFRSIZ ((uint32_t)0x0007FFFF) /*!< Transfer size */
4453 #define USB_OTG_DOEPTSIZ_PKTCNT ((uint32_t)0x1FF80000) /*!< Packet count */
4454
4455 #define USB_OTG_DOEPTSIZ_STUPCNT ((uint32_t)0x60000000) /*!< SETUP packet count */
4456 #define USB_OTG_DOEPTSIZ_STUPCNT_0 ((uint32_t)0x20000000) /*!<Bit 0 */
4457 #define USB_OTG_DOEPTSIZ_STUPCNT_1 ((uint32_t)0x40000000) /*!<Bit 1 */
4458
4459 /******************** Bit definition for PCGCCTL register ********************/
4460 #define USB_OTG_PCGCCTL_STOPCLK ((uint32_t)0x00000001) /*!< SETUP packet count */
4461 #define USB_OTG_PCGCCTL_GATECLK ((uint32_t)0x00000002) /*!<Bit 0 */
4462 #define USB_OTG_PCGCCTL_PHYSUSP ((uint32_t)0x00000010) /*!<Bit 1 */
4463
4464 /**
4465 * @}
4466 */
4467
4468 /**
4469 * @}
4470 */
4471
4472 /** @addtogroup Exported_macros
4473 * @{
4474 */
4475
4476 /******************************* ADC Instances ********************************/
4477 #define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
4478
4479 /******************************* CRC Instances ********************************/
4480 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
4481
4482 /******************************** DMA Instances *******************************/
4483 #define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
4484 ((INSTANCE) == DMA1_Stream1) || \
4485 ((INSTANCE) == DMA1_Stream2) || \
4486 ((INSTANCE) == DMA1_Stream3) || \
4487 ((INSTANCE) == DMA1_Stream4) || \
4488 ((INSTANCE) == DMA1_Stream5) || \
4489 ((INSTANCE) == DMA1_Stream6) || \
4490 ((INSTANCE) == DMA1_Stream7) || \
4491 ((INSTANCE) == DMA2_Stream0) || \
4492 ((INSTANCE) == DMA2_Stream1) || \
4493 ((INSTANCE) == DMA2_Stream2) || \
4494 ((INSTANCE) == DMA2_Stream3) || \
4495 ((INSTANCE) == DMA2_Stream4) || \
4496 ((INSTANCE) == DMA2_Stream5) || \
4497 ((INSTANCE) == DMA2_Stream6) || \
4498 ((INSTANCE) == DMA2_Stream7))
4499
4500 /******************************* GPIO Instances *******************************/
4501 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
4502 ((INSTANCE) == GPIOB) || \
4503 ((INSTANCE) == GPIOC) || \
4504 ((INSTANCE) == GPIOD) || \
4505 ((INSTANCE) == GPIOE) || \
4506 ((INSTANCE) == GPIOH))
4507
4508 /******************************** I2C Instances *******************************/
4509 #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
4510 ((INSTANCE) == I2C2) || \
4511 ((INSTANCE) == I2C3))
4512
4513 /******************************** I2S Instances *******************************/
4514 #define IS_I2S_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \
4515 ((INSTANCE) == SPI3))
4516
4517 /*************************** I2S Extended Instances ***************************/
4518 #define IS_I2S_INSTANCE_EXT(PERIPH) (((INSTANCE) == SPI2) || \
4519 ((INSTANCE) == SPI3) || \
4520 ((INSTANCE) == I2S2ext) || \
4521 ((INSTANCE) == I2S3ext))
4522
4523 /****************************** RTC Instances *********************************/
4524 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
4525
4526 /******************************** SPI Instances *******************************/
4527 #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
4528 ((INSTANCE) == SPI2) || \
4529 ((INSTANCE) == SPI3) || \
4530 ((INSTANCE) == SPI4))
4531
4532 /*************************** SPI Extended Instances ***************************/
4533 #define IS_SPI_ALL_INSTANCE_EXT(INSTANCE) (((INSTANCE) == SPI1) || \
4534 ((INSTANCE) == SPI2) || \
4535 ((INSTANCE) == SPI3) || \
4536 ((INSTANCE) == I2S2ext) || \
4537 ((INSTANCE) == I2S3ext))
4538
4539 /****************** TIM Instances : All supported instances *******************/
4540 #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
4541 ((INSTANCE) == TIM2) || \
4542 ((INSTANCE) == TIM3) || \
4543 ((INSTANCE) == TIM4) || \
4544 ((INSTANCE) == TIM5) || \
4545 ((INSTANCE) == TIM9) || \
4546 ((INSTANCE) == TIM10) || \
4547 ((INSTANCE) == TIM11))
4548
4549 /************* TIM Instances : at least 1 capture/compare channel *************/
4550 #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
4551 ((INSTANCE) == TIM2) || \
4552 ((INSTANCE) == TIM3) || \
4553 ((INSTANCE) == TIM4) || \
4554 ((INSTANCE) == TIM5) || \
4555 ((INSTANCE) == TIM9) || \
4556 ((INSTANCE) == TIM10) || \
4557 ((INSTANCE) == TIM11))
4558
4559 /************ TIM Instances : at least 2 capture/compare channels *************/
4560 #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
4561 ((INSTANCE) == TIM2) || \
4562 ((INSTANCE) == TIM3) || \
4563 ((INSTANCE) == TIM4) || \
4564 ((INSTANCE) == TIM5) || \
4565 ((INSTANCE) == TIM9))
4566
4567 /************ TIM Instances : at least 3 capture/compare channels *************/
4568 #define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
4569 ((INSTANCE) == TIM2) || \
4570 ((INSTANCE) == TIM3) || \
4571 ((INSTANCE) == TIM4) || \
4572 ((INSTANCE) == TIM5))
4573
4574 /************ TIM Instances : at least 4 capture/compare channels *************/
4575 #define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
4576 ((INSTANCE) == TIM2) || \
4577 ((INSTANCE) == TIM3) || \
4578 ((INSTANCE) == TIM4) || \
4579 ((INSTANCE) == TIM5))
4580
4581 /******************** TIM Instances : Advanced-control timers *****************/
4582 #define IS_TIM_ADVANCED_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)
4583
4584 /******************* TIM Instances : Timer input XOR function *****************/
4585 #define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
4586 ((INSTANCE) == TIM2) || \
4587 ((INSTANCE) == TIM3) || \
4588 ((INSTANCE) == TIM4) || \
4589 ((INSTANCE) == TIM5))
4590
4591 /****************** TIM Instances : DMA requests generation (UDE) *************/
4592 #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
4593 ((INSTANCE) == TIM2) || \
4594 ((INSTANCE) == TIM3) || \
4595 ((INSTANCE) == TIM4) || \
4596 ((INSTANCE) == TIM5))
4597
4598 /************ TIM Instances : DMA requests generation (CCxDE) *****************/
4599 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
4600 ((INSTANCE) == TIM2) || \
4601 ((INSTANCE) == TIM3) || \
4602 ((INSTANCE) == TIM4) || \
4603 ((INSTANCE) == TIM5))
4604
4605 /************ TIM Instances : DMA requests generation (COMDE) *****************/
4606 #define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
4607 ((INSTANCE) == TIM2) || \
4608 ((INSTANCE) == TIM3) || \
4609 ((INSTANCE) == TIM4) || \
4610 ((INSTANCE) == TIM5))
4611
4612 /******************** TIM Instances : DMA burst feature ***********************/
4613 #define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
4614 ((INSTANCE) == TIM2) || \
4615 ((INSTANCE) == TIM3) || \
4616 ((INSTANCE) == TIM4) || \
4617 ((INSTANCE) == TIM5))
4618
4619 /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
4620 #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
4621 ((INSTANCE) == TIM2) || \
4622 ((INSTANCE) == TIM3) || \
4623 ((INSTANCE) == TIM4) || \
4624 ((INSTANCE) == TIM5) || \
4625 ((INSTANCE) == TIM9))
4626
4627 /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
4628 #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
4629 ((INSTANCE) == TIM2) || \
4630 ((INSTANCE) == TIM3) || \
4631 ((INSTANCE) == TIM4) || \
4632 ((INSTANCE) == TIM5) || \
4633 ((INSTANCE) == TIM9))
4634
4635 /********************** TIM Instances : 32 bit Counter ************************/
4636 #define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \
4637 ((INSTANCE) == TIM5))
4638
4639 /***************** TIM Instances : external trigger input availabe ************/
4640 #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
4641 ((INSTANCE) == TIM2) || \
4642 ((INSTANCE) == TIM3) || \
4643 ((INSTANCE) == TIM4) || \
4644 ((INSTANCE) == TIM5))
4645
4646 /****************** TIM Instances : remapping capability **********************/
4647 #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \
4648 ((INSTANCE) == TIM5) || \
4649 ((INSTANCE) == TIM11))
4650
4651 /******************* TIM Instances : output(s) available **********************/
4652 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
4653 ((((INSTANCE) == TIM1) && \
4654 (((CHANNEL) == TIM_CHANNEL_1) || \
4655 ((CHANNEL) == TIM_CHANNEL_2) || \
4656 ((CHANNEL) == TIM_CHANNEL_3) || \
4657 ((CHANNEL) == TIM_CHANNEL_4))) \
4658 || \
4659 (((INSTANCE) == TIM2) && \
4660 (((CHANNEL) == TIM_CHANNEL_1) || \
4661 ((CHANNEL) == TIM_CHANNEL_2) || \
4662 ((CHANNEL) == TIM_CHANNEL_3) || \
4663 ((CHANNEL) == TIM_CHANNEL_4))) \
4664 || \
4665 (((INSTANCE) == TIM3) && \
4666 (((CHANNEL) == TIM_CHANNEL_1) || \
4667 ((CHANNEL) == TIM_CHANNEL_2) || \
4668 ((CHANNEL) == TIM_CHANNEL_3) || \
4669 ((CHANNEL) == TIM_CHANNEL_4))) \
4670 || \
4671 (((INSTANCE) == TIM4) && \
4672 (((CHANNEL) == TIM_CHANNEL_1) || \
4673 ((CHANNEL) == TIM_CHANNEL_2) || \
4674 ((CHANNEL) == TIM_CHANNEL_3) || \
4675 ((CHANNEL) == TIM_CHANNEL_4))) \
4676 || \
4677 (((INSTANCE) == TIM5) && \
4678 (((CHANNEL) == TIM_CHANNEL_1) || \
4679 ((CHANNEL) == TIM_CHANNEL_2) || \
4680 ((CHANNEL) == TIM_CHANNEL_3) || \
4681 ((CHANNEL) == TIM_CHANNEL_4))) \
4682 || \
4683 (((INSTANCE) == TIM9) && \
4684 (((CHANNEL) == TIM_CHANNEL_1) || \
4685 ((CHANNEL) == TIM_CHANNEL_2))) \
4686 || \
4687 (((INSTANCE) == TIM10) && \
4688 (((CHANNEL) == TIM_CHANNEL_1))) \
4689 || \
4690 (((INSTANCE) == TIM11) && \
4691 (((CHANNEL) == TIM_CHANNEL_1))))
4692
4693 /************ TIM Instances : complementary output(s) available ***************/
4694 #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
4695 ((((INSTANCE) == TIM1) && \
4696 (((CHANNEL) == TIM_CHANNEL_1) || \
4697 ((CHANNEL) == TIM_CHANNEL_2) || \
4698 ((CHANNEL) == TIM_CHANNEL_3))))
4699
4700 /******************** USART Instances : Synchronous mode **********************/
4701 #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
4702 ((INSTANCE) == USART2) || \
4703 ((INSTANCE) == USART6))
4704
4705 /******************** UART Instances : Asynchronous mode **********************/
4706 #define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
4707 ((INSTANCE) == USART2) || \
4708 ((INSTANCE) == USART6))
4709
4710 /****************** UART Instances : Hardware Flow control ********************/
4711 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
4712 ((INSTANCE) == USART2) || \
4713 ((INSTANCE) == USART6))
4714
4715 /********************* UART Instances : Smard card mode ***********************/
4716 #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
4717 ((INSTANCE) == USART2) || \
4718 ((INSTANCE) == USART6))
4719
4720 /*********************** UART Instances : IRDA mode ***************************/
4721 #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
4722 ((INSTANCE) == USART2) || \
4723 ((INSTANCE) == USART6))
4724
4725 /****************************** IWDG Instances ********************************/
4726 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
4727
4728 /****************************** WWDG Instances ********************************/
4729 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
4730
4731
4732 /**
4733 * @}
4734 */
4735
4736 /**
4737 * @}
4738 */
4739
4740 /**
4741 * @}
4742 */
4743
4744 #ifdef __cplusplus
4745 }
4746 #endif /* __cplusplus */
4747
4748 #endif /* __STM32F401xE_H */
4749
4750
4751
4752 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
custom keymap for my minivan; forked from http://github.com/evangs/tmk_keyboard
Imprint / Impressum