]> git.gir.st - tmk_keyboard.git/blob - tool/mbed/mbed-sdk/libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_DISCO_F429ZI/stm32f429xx.h
git://git.gir.st / tmk_keyboard.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Squashed 'tmk_core/' changes from 7967731..b9e0ea0
[tmk_keyboard.git] / tool / mbed / mbed-sdk / libraries / mbed / targets / cmsis / TARGET_STM / TARGET_STM32F4 / TARGET_DISCO_F429ZI / stm32f429xx.h
1 /**
2 ******************************************************************************
3 * @file stm32f429xx.h
4 * @author MCD Application Team
5 * @version V2.1.0
6 * @date 19-June-2014
7 * @brief CMSIS STM32F429xx Device Peripheral Access Layer Header File.
8 *
9 * This file contains:
10 * - Data structures and the address mapping for all peripherals
11 * - Peripheral's registers declarations and bits definition
12 * - Macros to access peripheral\92s registers hardware
13 *
14 ******************************************************************************
15 * @attention
16 *
17 * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
18 *
19 * Redistribution and use in source and binary forms, with or without modification,
20 * are permitted provided that the following conditions are met:
21 * 1. Redistributions of source code must retain the above copyright notice,
22 * this list of conditions and the following disclaimer.
23 * 2. Redistributions in binary form must reproduce the above copyright notice,
24 * this list of conditions and the following disclaimer in the documentation
25 * and/or other materials provided with the distribution.
26 * 3. Neither the name of STMicroelectronics nor the names of its contributors
27 * may be used to endorse or promote products derived from this software
28 * without specific prior written permission.
29 *
30 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
31 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
32 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
33 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
34 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
35 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
36 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
37 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
38 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
39 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40 *
41 ******************************************************************************
42 */
43
44 /** @addtogroup CMSIS_Device
45 * @{
46 */
47
48 /** @addtogroup stm32f429xx
49 * @{
50 */
51
52 #ifndef __STM32F429xx_H
53 #define __STM32F429xx_H
54
55 #ifdef __cplusplus
56 extern "C" {
57 #endif /* __cplusplus */
58
59 /** @addtogroup Configuration_section_for_CMSIS
60 * @{
61 */
62
63 /**
64 * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
65 */
66 #define __CM4_REV 0x0001 /*!< Core revision r0p1 */
67 #define __MPU_PRESENT 1 /*!< STM32F4XX provides an MPU */
68 #define __NVIC_PRIO_BITS 4 /*!< STM32F4XX uses 4 Bits for the Priority Levels */
69 #define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
70 #define __FPU_PRESENT 1 /*!< FPU present */
71
72 /**
73 * @}
74 */
75
76 /** @addtogroup Peripheral_interrupt_number_definition
77 * @{
78 */
79
80 /**
81 * @brief STM32F4XX Interrupt Number Definition, according to the selected device
82 * in @ref Library_configuration_section
83 */
84 typedef enum
85 {
86 /****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/
87 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
88 MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
89 BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
90 UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
91 SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
92 DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
93 PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
94 SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
95 /****** STM32 specific Interrupt Numbers **********************************************************************/
96 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
97 PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
98 TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */
99 RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */
100 FLASH_IRQn = 4, /*!< FLASH global Interrupt */
101 RCC_IRQn = 5, /*!< RCC global Interrupt */
102 EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
103 EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
104 EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
105 EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
106 EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
107 DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */
108 DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */
109 DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */
110 DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */
111 DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */
112 DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */
113 DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */
114 ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */
115 CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */
116 CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */
117 CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
118 CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
119 EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
120 TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */
121 TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */
122 TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
123 TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
124 TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
125 TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
126 TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
127 I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
128 I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
129 I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
130 I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
131 SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
132 SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
133 USART1_IRQn = 37, /*!< USART1 global Interrupt */
134 USART2_IRQn = 38, /*!< USART2 global Interrupt */
135 USART3_IRQn = 39, /*!< USART3 global Interrupt */
136 EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
137 RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
138 OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */
139 TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */
140 TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */
141 TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
142 TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */
143 DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */
144 FMC_IRQn = 48, /*!< FMC global Interrupt */
145 SDIO_IRQn = 49, /*!< SDIO global Interrupt */
146 TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
147 SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
148 UART4_IRQn = 52, /*!< UART4 global Interrupt */
149 UART5_IRQn = 53, /*!< UART5 global Interrupt */
150 TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */
151 TIM7_IRQn = 55, /*!< TIM7 global interrupt */
152 DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */
153 DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */
154 DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */
155 DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */
156 DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */
157 ETH_IRQn = 61, /*!< Ethernet global Interrupt */
158 ETH_WKUP_IRQn = 62, /*!< Ethernet Wakeup through EXTI line Interrupt */
159 CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */
160 CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */
161 CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */
162 CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */
163 OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */
164 DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */
165 DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */
166 DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */
167 USART6_IRQn = 71, /*!< USART6 global interrupt */
168 I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */
169 I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */
170 OTG_HS_EP1_OUT_IRQn = 74, /*!< USB OTG HS End Point 1 Out global interrupt */
171 OTG_HS_EP1_IN_IRQn = 75, /*!< USB OTG HS End Point 1 In global interrupt */
172 OTG_HS_WKUP_IRQn = 76, /*!< USB OTG HS Wakeup through EXTI interrupt */
173 OTG_HS_IRQn = 77, /*!< USB OTG HS global interrupt */
174 DCMI_IRQn = 78, /*!< DCMI global interrupt */
175 HASH_RNG_IRQn = 80, /*!< Hash and RNG global interrupt */
176 FPU_IRQn = 81, /*!< FPU global interrupt */
177 UART7_IRQn = 82, /*!< UART7 global interrupt */
178 UART8_IRQn = 83, /*!< UART8 global interrupt */
179 SPI4_IRQn = 84, /*!< SPI4 global Interrupt */
180 SPI5_IRQn = 85, /*!< SPI5 global Interrupt */
181 SPI6_IRQn = 86, /*!< SPI6 global Interrupt */
182 SAI1_IRQn = 87, /*!< SAI1 global Interrupt */
183 LTDC_IRQn = 88, /*!< LTDC global Interrupt */
184 LTDC_ER_IRQn = 89, /*!< LTDC Error global Interrupt */
185 DMA2D_IRQn = 90 /*!< DMA2D global Interrupt */
186 } IRQn_Type;
187
188 /**
189 * @}
190 */
191
192 #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
193 #include "system_stm32f4xx.h"
194 #include <stdint.h>
195
196 /** @addtogroup Peripheral_registers_structures
197 * @{
198 */
199
200 /**
201 * @brief Analog to Digital Converter
202 */
203
204 typedef struct
205 {
206 __IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */
207 __IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */
208 __IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */
209 __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */
210 __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */
211 __IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
212 __IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
213 __IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
214 __IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
215 __IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */
216 __IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */
217 __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */
218 __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */
219 __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */
220 __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/
221 __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */
222 __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */
223 __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */
224 __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */
225 __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */
226 } ADC_TypeDef;
227
228 typedef struct
229 {
230 __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */
231 __IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */
232 __IO uint32_t CDR; /*!< ADC common regular data register for dual
233 AND triple modes, Address offset: ADC1 base address + 0x308 */
234 } ADC_Common_TypeDef;
235
236
237 /**
238 * @brief Controller Area Network TxMailBox
239 */
240
241 typedef struct
242 {
243 __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */
244 __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
245 __IO uint32_t TDLR; /*!< CAN mailbox data low register */
246 __IO uint32_t TDHR; /*!< CAN mailbox data high register */
247 } CAN_TxMailBox_TypeDef;
248
249 /**
250 * @brief Controller Area Network FIFOMailBox
251 */
252
253 typedef struct
254 {
255 __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */
256 __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
257 __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
258 __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
259 } CAN_FIFOMailBox_TypeDef;
260
261 /**
262 * @brief Controller Area Network FilterRegister
263 */
264
265 typedef struct
266 {
267 __IO uint32_t FR1; /*!< CAN Filter bank register 1 */
268 __IO uint32_t FR2; /*!< CAN Filter bank register 1 */
269 } CAN_FilterRegister_TypeDef;
270
271 /**
272 * @brief Controller Area Network
273 */
274
275 typedef struct
276 {
277 __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */
278 __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */
279 __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */
280 __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
281 __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
282 __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */
283 __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */
284 __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */
285 uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */
286 CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
287 CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
288 uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */
289 __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */
290 __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */
291 uint32_t RESERVED2; /*!< Reserved, 0x208 */
292 __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */
293 uint32_t RESERVED3; /*!< Reserved, 0x210 */
294 __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
295 uint32_t RESERVED4; /*!< Reserved, 0x218 */
296 __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */
297 uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */
298 CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
299 } CAN_TypeDef;
300
301 /**
302 * @brief CRC calculation unit
303 */
304
305 typedef struct
306 {
307 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
308 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
309 uint8_t RESERVED0; /*!< Reserved, 0x05 */
310 uint16_t RESERVED1; /*!< Reserved, 0x06 */
311 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
312 } CRC_TypeDef;
313
314 /**
315 * @brief Digital to Analog Converter
316 */
317
318 typedef struct
319 {
320 __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */
321 __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */
322 __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
323 __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
324 __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
325 __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
326 __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */
327 __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */
328 __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */
329 __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */
330 __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */
331 __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */
332 __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */
333 __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */
334 } DAC_TypeDef;
335
336 /**
337 * @brief Debug MCU
338 */
339
340 typedef struct
341 {
342 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
343 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
344 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
345 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
346 }DBGMCU_TypeDef;
347
348 /**
349 * @brief DCMI
350 */
351
352 typedef struct
353 {
354 __IO uint32_t CR; /*!< DCMI control register 1, Address offset: 0x00 */
355 __IO uint32_t SR; /*!< DCMI status register, Address offset: 0x04 */
356 __IO uint32_t RISR; /*!< DCMI raw interrupt status register, Address offset: 0x08 */
357 __IO uint32_t IER; /*!< DCMI interrupt enable register, Address offset: 0x0C */
358 __IO uint32_t MISR; /*!< DCMI masked interrupt status register, Address offset: 0x10 */
359 __IO uint32_t ICR; /*!< DCMI interrupt clear register, Address offset: 0x14 */
360 __IO uint32_t ESCR; /*!< DCMI embedded synchronization code register, Address offset: 0x18 */
361 __IO uint32_t ESUR; /*!< DCMI embedded synchronization unmask register, Address offset: 0x1C */
362 __IO uint32_t CWSTRTR; /*!< DCMI crop window start, Address offset: 0x20 */
363 __IO uint32_t CWSIZER; /*!< DCMI crop window size, Address offset: 0x24 */
364 __IO uint32_t DR; /*!< DCMI data register, Address offset: 0x28 */
365 } DCMI_TypeDef;
366
367 /**
368 * @brief DMA Controller
369 */
370
371 typedef struct
372 {
373 __IO uint32_t CR; /*!< DMA stream x configuration register */
374 __IO uint32_t NDTR; /*!< DMA stream x number of data register */
375 __IO uint32_t PAR; /*!< DMA stream x peripheral address register */
376 __IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */
377 __IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */
378 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */
379 } DMA_Stream_TypeDef;
380
381 typedef struct
382 {
383 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */
384 __IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */
385 __IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */
386 __IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
387 } DMA_TypeDef;
388
389 /**
390 * @brief DMA2D Controller
391 */
392
393 typedef struct
394 {
395 __IO uint32_t CR; /*!< DMA2D Control Register, Address offset: 0x00 */
396 __IO uint32_t ISR; /*!< DMA2D Interrupt Status Register, Address offset: 0x04 */
397 __IO uint32_t IFCR; /*!< DMA2D Interrupt Flag Clear Register, Address offset: 0x08 */
398 __IO uint32_t FGMAR; /*!< DMA2D Foreground Memory Address Register, Address offset: 0x0C */
399 __IO uint32_t FGOR; /*!< DMA2D Foreground Offset Register, Address offset: 0x10 */
400 __IO uint32_t BGMAR; /*!< DMA2D Background Memory Address Register, Address offset: 0x14 */
401 __IO uint32_t BGOR; /*!< DMA2D Background Offset Register, Address offset: 0x18 */
402 __IO uint32_t FGPFCCR; /*!< DMA2D Foreground PFC Control Register, Address offset: 0x1C */
403 __IO uint32_t FGCOLR; /*!< DMA2D Foreground Color Register, Address offset: 0x20 */
404 __IO uint32_t BGPFCCR; /*!< DMA2D Background PFC Control Register, Address offset: 0x24 */
405 __IO uint32_t BGCOLR; /*!< DMA2D Background Color Register, Address offset: 0x28 */
406 __IO uint32_t FGCMAR; /*!< DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C */
407 __IO uint32_t BGCMAR; /*!< DMA2D Background CLUT Memory Address Register, Address offset: 0x30 */
408 __IO uint32_t OPFCCR; /*!< DMA2D Output PFC Control Register, Address offset: 0x34 */
409 __IO uint32_t OCOLR; /*!< DMA2D Output Color Register, Address offset: 0x38 */
410 __IO uint32_t OMAR; /*!< DMA2D Output Memory Address Register, Address offset: 0x3C */
411 __IO uint32_t OOR; /*!< DMA2D Output Offset Register, Address offset: 0x40 */
412 __IO uint32_t NLR; /*!< DMA2D Number of Line Register, Address offset: 0x44 */
413 __IO uint32_t LWR; /*!< DMA2D Line Watermark Register, Address offset: 0x48 */
414 __IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C */
415 uint32_t RESERVED[236]; /*!< Reserved, 0x50-0x3FF */
416 __IO uint32_t FGCLUT[256]; /*!< DMA2D Foreground CLUT, Address offset:400-7FF */
417 __IO uint32_t BGCLUT[256]; /*!< DMA2D Background CLUT, Address offset:800-BFF */
418 } DMA2D_TypeDef;
419
420 /**
421 * @brief Ethernet MAC
422 */
423
424 typedef struct
425 {
426 __IO uint32_t MACCR;
427 __IO uint32_t MACFFR;
428 __IO uint32_t MACHTHR;
429 __IO uint32_t MACHTLR;
430 __IO uint32_t MACMIIAR;
431 __IO uint32_t MACMIIDR;
432 __IO uint32_t MACFCR;
433 __IO uint32_t MACVLANTR; /* 8 */
434 uint32_t RESERVED0[2];
435 __IO uint32_t MACRWUFFR; /* 11 */
436 __IO uint32_t MACPMTCSR;
437 uint32_t RESERVED1[2];
438 __IO uint32_t MACSR; /* 15 */
439 __IO uint32_t MACIMR;
440 __IO uint32_t MACA0HR;
441 __IO uint32_t MACA0LR;
442 __IO uint32_t MACA1HR;
443 __IO uint32_t MACA1LR;
444 __IO uint32_t MACA2HR;
445 __IO uint32_t MACA2LR;
446 __IO uint32_t MACA3HR;
447 __IO uint32_t MACA3LR; /* 24 */
448 uint32_t RESERVED2[40];
449 __IO uint32_t MMCCR; /* 65 */
450 __IO uint32_t MMCRIR;
451 __IO uint32_t MMCTIR;
452 __IO uint32_t MMCRIMR;
453 __IO uint32_t MMCTIMR; /* 69 */
454 uint32_t RESERVED3[14];
455 __IO uint32_t MMCTGFSCCR; /* 84 */
456 __IO uint32_t MMCTGFMSCCR;
457 uint32_t RESERVED4[5];
458 __IO uint32_t MMCTGFCR;
459 uint32_t RESERVED5[10];
460 __IO uint32_t MMCRFCECR;
461 __IO uint32_t MMCRFAECR;
462 uint32_t RESERVED6[10];
463 __IO uint32_t MMCRGUFCR;
464 uint32_t RESERVED7[334];
465 __IO uint32_t PTPTSCR;
466 __IO uint32_t PTPSSIR;
467 __IO uint32_t PTPTSHR;
468 __IO uint32_t PTPTSLR;
469 __IO uint32_t PTPTSHUR;
470 __IO uint32_t PTPTSLUR;
471 __IO uint32_t PTPTSAR;
472 __IO uint32_t PTPTTHR;
473 __IO uint32_t PTPTTLR;
474 __IO uint32_t RESERVED8;
475 __IO uint32_t PTPTSSR;
476 uint32_t RESERVED9[565];
477 __IO uint32_t DMABMR;
478 __IO uint32_t DMATPDR;
479 __IO uint32_t DMARPDR;
480 __IO uint32_t DMARDLAR;
481 __IO uint32_t DMATDLAR;
482 __IO uint32_t DMASR;
483 __IO uint32_t DMAOMR;
484 __IO uint32_t DMAIER;
485 __IO uint32_t DMAMFBOCR;
486 __IO uint32_t DMARSWTR;
487 uint32_t RESERVED10[8];
488 __IO uint32_t DMACHTDR;
489 __IO uint32_t DMACHRDR;
490 __IO uint32_t DMACHTBAR;
491 __IO uint32_t DMACHRBAR;
492 } ETH_TypeDef;
493
494 /**
495 * @brief External Interrupt/Event Controller
496 */
497
498 typedef struct
499 {
500 __IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */
501 __IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */
502 __IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */
503 __IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
504 __IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */
505 __IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */
506 } EXTI_TypeDef;
507
508 /**
509 * @brief FLASH Registers
510 */
511
512 typedef struct
513 {
514 __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
515 __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */
516 __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */
517 __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */
518 __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */
519 __IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */
520 __IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */
521 } FLASH_TypeDef;
522
523 /**
524 * @brief Flexible Memory Controller
525 */
526
527 typedef struct
528 {
529 __IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */
530 } FMC_Bank1_TypeDef;
531
532 /**
533 * @brief Flexible Memory Controller Bank1E
534 */
535
536 typedef struct
537 {
538 __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
539 } FMC_Bank1E_TypeDef;
540
541 /**
542 * @brief Flexible Memory Controller Bank2
543 */
544
545 typedef struct
546 {
547 __IO uint32_t PCR2; /*!< NAND Flash control register 2, Address offset: 0x60 */
548 __IO uint32_t SR2; /*!< NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 */
549 __IO uint32_t PMEM2; /*!< NAND Flash Common memory space timing register 2, Address offset: 0x68 */
550 __IO uint32_t PATT2; /*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */
551 uint32_t RESERVED0; /*!< Reserved, 0x70 */
552 __IO uint32_t ECCR2; /*!< NAND Flash ECC result registers 2, Address offset: 0x74 */
553 uint32_t RESERVED1; /*!< Reserved, 0x78 */
554 uint32_t RESERVED2; /*!< Reserved, 0x7C */
555 __IO uint32_t PCR3; /*!< NAND Flash control register 3, Address offset: 0x80 */
556 __IO uint32_t SR3; /*!< NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 */
557 __IO uint32_t PMEM3; /*!< NAND Flash Common memory space timing register 3, Address offset: 0x88 */
558 __IO uint32_t PATT3; /*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */
559 uint32_t RESERVED3; /*!< Reserved, 0x90 */
560 __IO uint32_t ECCR3; /*!< NAND Flash ECC result registers 3, Address offset: 0x94 */
561 } FMC_Bank2_3_TypeDef;
562
563 /**
564 * @brief Flexible Memory Controller Bank4
565 */
566
567 typedef struct
568 {
569 __IO uint32_t PCR4; /*!< PC Card control register 4, Address offset: 0xA0 */
570 __IO uint32_t SR4; /*!< PC Card FIFO status and interrupt register 4, Address offset: 0xA4 */
571 __IO uint32_t PMEM4; /*!< PC Card Common memory space timing register 4, Address offset: 0xA8 */
572 __IO uint32_t PATT4; /*!< PC Card Attribute memory space timing register 4, Address offset: 0xAC */
573 __IO uint32_t PIO4; /*!< PC Card I/O space timing register 4, Address offset: 0xB0 */
574 } FMC_Bank4_TypeDef;
575
576 /**
577 * @brief Flexible Memory Controller Bank5_6
578 */
579
580 typedef struct
581 {
582 __IO uint32_t SDCR[2]; /*!< SDRAM Control registers , Address offset: 0x140-0x144 */
583 __IO uint32_t SDTR[2]; /*!< SDRAM Timing registers , Address offset: 0x148-0x14C */
584 __IO uint32_t SDCMR; /*!< SDRAM Command Mode register, Address offset: 0x150 */
585 __IO uint32_t SDRTR; /*!< SDRAM Refresh Timer register, Address offset: 0x154 */
586 __IO uint32_t SDSR; /*!< SDRAM Status register, Address offset: 0x158 */
587 } FMC_Bank5_6_TypeDef;
588
589 /**
590 * @brief General Purpose I/O
591 */
592
593 typedef struct
594 {
595 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
596 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
597 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
598 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
599 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
600 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
601 __IO uint16_t BSRRL; /*!< GPIO port bit set/reset low register, Address offset: 0x18 */
602 __IO uint16_t BSRRH; /*!< GPIO port bit set/reset high register, Address offset: 0x1A */
603 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
604 __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
605 } GPIO_TypeDef;
606
607 /**
608 * @brief System configuration controller
609 */
610
611 typedef struct
612 {
613 __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */
614 __IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */
615 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
616 uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */
617 __IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */
618 } SYSCFG_TypeDef;
619
620 /**
621 * @brief Inter-integrated Circuit Interface
622 */
623
624 typedef struct
625 {
626 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
627 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
628 __IO uint32_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */
629 __IO uint32_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */
630 __IO uint32_t DR; /*!< I2C Data register, Address offset: 0x10 */
631 __IO uint32_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */
632 __IO uint32_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */
633 __IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */
634 __IO uint32_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */
635 __IO uint32_t FLTR; /*!< I2C FLTR register, Address offset: 0x24 */
636 } I2C_TypeDef;
637
638 /**
639 * @brief Independent WATCHDOG
640 */
641
642 typedef struct
643 {
644 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
645 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
646 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
647 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
648 } IWDG_TypeDef;
649
650 /**
651 * @brief LCD-TFT Display Controller
652 */
653
654 typedef struct
655 {
656 uint32_t RESERVED0[2]; /*!< Reserved, 0x00-0x04 */
657 __IO uint32_t SSCR; /*!< LTDC Synchronization Size Configuration Register, Address offset: 0x08 */
658 __IO uint32_t BPCR; /*!< LTDC Back Porch Configuration Register, Address offset: 0x0C */
659 __IO uint32_t AWCR; /*!< LTDC Active Width Configuration Register, Address offset: 0x10 */
660 __IO uint32_t TWCR; /*!< LTDC Total Width Configuration Register, Address offset: 0x14 */
661 __IO uint32_t GCR; /*!< LTDC Global Control Register, Address offset: 0x18 */
662 uint32_t RESERVED1[2]; /*!< Reserved, 0x1C-0x20 */
663 __IO uint32_t SRCR; /*!< LTDC Shadow Reload Configuration Register, Address offset: 0x24 */
664 uint32_t RESERVED2[1]; /*!< Reserved, 0x28 */
665 __IO uint32_t BCCR; /*!< LTDC Background Color Configuration Register, Address offset: 0x2C */
666 uint32_t RESERVED3[1]; /*!< Reserved, 0x30 */
667 __IO uint32_t IER; /*!< LTDC Interrupt Enable Register, Address offset: 0x34 */
668 __IO uint32_t ISR; /*!< LTDC Interrupt Status Register, Address offset: 0x38 */
669 __IO uint32_t ICR; /*!< LTDC Interrupt Clear Register, Address offset: 0x3C */
670 __IO uint32_t LIPCR; /*!< LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 */
671 __IO uint32_t CPSR; /*!< LTDC Current Position Status Register, Address offset: 0x44 */
672 __IO uint32_t CDSR; /*!< LTDC Current Display Status Register, Address offset: 0x48 */
673 } LTDC_TypeDef;
674
675 /**
676 * @brief LCD-TFT Display layer x Controller
677 */
678
679 typedef struct
680 {
681 __IO uint32_t CR; /*!< LTDC Layerx Control Register Address offset: 0x84 */
682 __IO uint32_t WHPCR; /*!< LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88 */
683 __IO uint32_t WVPCR; /*!< LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C */
684 __IO uint32_t CKCR; /*!< LTDC Layerx Color Keying Configuration Register Address offset: 0x90 */
685 __IO uint32_t PFCR; /*!< LTDC Layerx Pixel Format Configuration Register Address offset: 0x94 */
686 __IO uint32_t CACR; /*!< LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98 */
687 __IO uint32_t DCCR; /*!< LTDC Layerx Default Color Configuration Register Address offset: 0x9C */
688 __IO uint32_t BFCR; /*!< LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0 */
689 uint32_t RESERVED0[2]; /*!< Reserved */
690 __IO uint32_t CFBAR; /*!< LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC */
691 __IO uint32_t CFBLR; /*!< LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0 */
692 __IO uint32_t CFBLNR; /*!< LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4 */
693 uint32_t RESERVED1[3]; /*!< Reserved */
694 __IO uint32_t CLUTWR; /*!< LTDC Layerx CLUT Write Register Address offset: 0x144 */
695
696 } LTDC_Layer_TypeDef;
697
698 /**
699 * @brief Power Control
700 */
701
702 typedef struct
703 {
704 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
705 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
706 } PWR_TypeDef;
707
708 /**
709 * @brief Reset and Clock Control
710 */
711
712 typedef struct
713 {
714 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
715 __IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */
716 __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */
717 __IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */
718 __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */
719 __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */
720 __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */
721 uint32_t RESERVED0; /*!< Reserved, 0x1C */
722 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */
723 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */
724 uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */
725 __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */
726 __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */
727 __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */
728 uint32_t RESERVED2; /*!< Reserved, 0x3C */
729 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */
730 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */
731 uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */
732 __IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
733 __IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
734 __IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
735 uint32_t RESERVED4; /*!< Reserved, 0x5C */
736 __IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
737 __IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
738 uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */
739 __IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */
740 __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */
741 uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */
742 __IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */
743 __IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */
744 __IO uint32_t PLLSAICFGR; /*!< RCC PLLSAI configuration register, Address offset: 0x88 */
745 __IO uint32_t DCKCFGR; /*!< RCC Dedicated Clocks configuration register, Address offset: 0x8C */
746
747 } RCC_TypeDef;
748
749 /**
750 * @brief Real-Time Clock
751 */
752
753 typedef struct
754 {
755 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
756 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
757 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
758 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
759 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
760 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
761 __IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */
762 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
763 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
764 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
765 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
766 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
767 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
768 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
769 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
770 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
771 __IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
772 __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */
773 __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */
774 uint32_t RESERVED7; /*!< Reserved, 0x4C */
775 __IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */
776 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
777 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
778 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
779 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
780 __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
781 __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
782 __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
783 __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
784 __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
785 __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
786 __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
787 __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
788 __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
789 __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
790 __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
791 __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */
792 __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */
793 __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */
794 __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */
795 } RTC_TypeDef;
796
797 /**
798 * @brief Serial Audio Interface
799 */
800
801 typedef struct
802 {
803 __IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */
804 } SAI_TypeDef;
805
806 typedef struct
807 {
808 __IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */
809 __IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */
810 __IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */
811 __IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */
812 __IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */
813 __IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */
814 __IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */
815 __IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */
816 } SAI_Block_TypeDef;
817
818 /**
819 * @brief SD host Interface
820 */
821
822 typedef struct
823 {
824 __IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */
825 __IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */
826 __IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */
827 __IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */
828 __I uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */
829 __I uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */
830 __I uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */
831 __I uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */
832 __I uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */
833 __IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */
834 __IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */
835 __IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */
836 __I uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */
837 __I uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */
838 __IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */
839 __IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */
840 uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */
841 __I uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */
842 uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */
843 __IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */
844 } SDIO_TypeDef;
845
846 /**
847 * @brief Serial Peripheral Interface
848 */
849
850 typedef struct
851 {
852 __IO uint32_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */
853 __IO uint32_t CR2; /*!< SPI control register 2, Address offset: 0x04 */
854 __IO uint32_t SR; /*!< SPI status register, Address offset: 0x08 */
855 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
856 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
857 __IO uint32_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */
858 __IO uint32_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */
859 __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
860 __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
861 } SPI_TypeDef;
862
863 /**
864 * @brief TIM
865 */
866
867 typedef struct
868 {
869 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
870 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
871 __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
872 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
873 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
874 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
875 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
876 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
877 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
878 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
879 __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
880 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
881 __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
882 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
883 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
884 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
885 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
886 __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
887 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
888 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
889 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
890 } TIM_TypeDef;
891
892 /**
893 * @brief Universal Synchronous Asynchronous Receiver Transmitter
894 */
895
896 typedef struct
897 {
898 __IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */
899 __IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */
900 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */
901 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */
902 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */
903 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */
904 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
905 } USART_TypeDef;
906
907 /**
908 * @brief Window WATCHDOG
909 */
910
911 typedef struct
912 {
913 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
914 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
915 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
916 } WWDG_TypeDef;
917
918
919 /**
920 * @brief RNG
921 */
922
923 typedef struct
924 {
925 __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */
926 __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */
927 __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */
928 } RNG_TypeDef;
929
930
931 /**
932 * @brief __USB_OTG_Core_register
933 */
934 typedef struct
935 {
936 __IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register 000h */
937 __IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register 004h */
938 __IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register 008h */
939 __IO uint32_t GUSBCFG; /*!< Core USB Configuration Register 00Ch */
940 __IO uint32_t GRSTCTL; /*!< Core Reset Register 010h */
941 __IO uint32_t GINTSTS; /*!< Core Interrupt Register 014h */
942 __IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register 018h */
943 __IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register 01Ch */
944 __IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register 020h */
945 __IO uint32_t GRXFSIZ; /* Receive FIFO Size Register 024h */
946 __IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register 028h*/
947 __IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg 02Ch */
948 uint32_t Reserved30[2]; /* Reserved 030h*/
949 __IO uint32_t GCCFG; /* General Purpose IO Register 038h*/
950 __IO uint32_t CID; /* User ID Register 03Ch*/
951 uint32_t Reserved40[48]; /* Reserved 040h-0FFh*/
952 __IO uint32_t HPTXFSIZ; /* Host Periodic Tx FIFO Size Reg 100h*/
953 __IO uint32_t DIEPTXF[0x0F];/* dev Periodic Transmit FIFO */
954 }
955 USB_OTG_GlobalTypeDef;
956
957
958 /**
959 * @brief __device_Registers
960 */
961 typedef struct
962 {
963 __IO uint32_t DCFG; /* dev Configuration Register 800h*/
964 __IO uint32_t DCTL; /* dev Control Register 804h*/
965 __IO uint32_t DSTS; /* dev Status Register (RO) 808h*/
966 uint32_t Reserved0C; /* Reserved 80Ch*/
967 __IO uint32_t DIEPMSK; /* dev IN Endpoint Mask 810h*/
968 __IO uint32_t DOEPMSK; /* dev OUT Endpoint Mask 814h*/
969 __IO uint32_t DAINT; /* dev All Endpoints Itr Reg 818h*/
970 __IO uint32_t DAINTMSK; /* dev All Endpoints Itr Mask 81Ch*/
971 uint32_t Reserved20; /* Reserved 820h*/
972 uint32_t Reserved9; /* Reserved 824h*/
973 __IO uint32_t DVBUSDIS; /* dev VBUS discharge Register 828h*/
974 __IO uint32_t DVBUSPULSE; /* dev VBUS Pulse Register 82Ch*/
975 __IO uint32_t DTHRCTL; /* dev thr 830h*/
976 __IO uint32_t DIEPEMPMSK; /* dev empty msk 834h*/
977 __IO uint32_t DEACHINT; /* dedicated EP interrupt 838h*/
978 __IO uint32_t DEACHMSK; /* dedicated EP msk 83Ch*/
979 uint32_t Reserved40; /* dedicated EP mask 840h*/
980 __IO uint32_t DINEP1MSK; /* dedicated EP mask 844h*/
981 uint32_t Reserved44[15]; /* Reserved 844-87Ch*/
982 __IO uint32_t DOUTEP1MSK; /* dedicated EP msk 884h*/
983 }
984 USB_OTG_DeviceTypeDef;
985
986
987 /**
988 * @brief __IN_Endpoint-Specific_Register
989 */
990 typedef struct
991 {
992 __IO uint32_t DIEPCTL; /* dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h*/
993 uint32_t Reserved04; /* Reserved 900h + (ep_num * 20h) + 04h*/
994 __IO uint32_t DIEPINT; /* dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h*/
995 uint32_t Reserved0C; /* Reserved 900h + (ep_num * 20h) + 0Ch*/
996 __IO uint32_t DIEPTSIZ; /* IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h*/
997 __IO uint32_t DIEPDMA; /* IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h*/
998 __IO uint32_t DTXFSTS;/*IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h*/
999 uint32_t Reserved18; /* Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch*/
1000 }
1001 USB_OTG_INEndpointTypeDef;
1002
1003
1004 /**
1005 * @brief __OUT_Endpoint-Specific_Registers
1006 */
1007 typedef struct
1008 {
1009 __IO uint32_t DOEPCTL; /* dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h*/
1010 uint32_t Reserved04; /* Reserved B00h + (ep_num * 20h) + 04h*/
1011 __IO uint32_t DOEPINT; /* dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h*/
1012 uint32_t Reserved0C; /* Reserved B00h + (ep_num * 20h) + 0Ch*/
1013 __IO uint32_t DOEPTSIZ; /* dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h*/
1014 __IO uint32_t DOEPDMA; /* dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h*/
1015 uint32_t Reserved18[2]; /* Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch*/
1016 }
1017 USB_OTG_OUTEndpointTypeDef;
1018
1019
1020 /**
1021 * @brief __Host_Mode_Register_Structures
1022 */
1023 typedef struct
1024 {
1025 __IO uint32_t HCFG; /* Host Configuration Register 400h*/
1026 __IO uint32_t HFIR; /* Host Frame Interval Register 404h*/
1027 __IO uint32_t HFNUM; /* Host Frame Nbr/Frame Remaining 408h*/
1028 uint32_t Reserved40C; /* Reserved 40Ch*/
1029 __IO uint32_t HPTXSTS; /* Host Periodic Tx FIFO/ Queue Status 410h*/
1030 __IO uint32_t HAINT; /* Host All Channels Interrupt Register 414h*/
1031 __IO uint32_t HAINTMSK; /* Host All Channels Interrupt Mask 418h*/
1032 }
1033 USB_OTG_HostTypeDef;
1034
1035 /**
1036 * @brief __Host_Channel_Specific_Registers
1037 */
1038 typedef struct
1039 {
1040 __IO uint32_t HCCHAR;
1041 __IO uint32_t HCSPLT;
1042 __IO uint32_t HCINT;
1043 __IO uint32_t HCINTMSK;
1044 __IO uint32_t HCTSIZ;
1045 __IO uint32_t HCDMA;
1046 uint32_t Reserved[2];
1047 }
1048 USB_OTG_HostChannelTypeDef;
1049 /**
1050 * @}
1051 */
1052
1053 /** @addtogroup Peripheral_memory_map
1054 * @{
1055 */
1056 #define FLASH_BASE ((uint32_t)0x08000000) /*!< FLASH(up to 2 MB) base address in the alias region */
1057 #define CCMDATARAM_BASE ((uint32_t)0x10000000) /*!< CCM(core coupled memory) data RAM(64 KB) base address in the alias region */
1058 #define SRAM1_BASE ((uint32_t)0x20000000) /*!< SRAM1(112 KB) base address in the alias region */
1059 #define SRAM2_BASE ((uint32_t)0x2001C000) /*!< SRAM2(16 KB) base address in the alias region */
1060 #define SRAM3_BASE ((uint32_t)0x20020000) /*!< SRAM3(64 KB) base address in the alias region */
1061 #define PERIPH_BASE ((uint32_t)0x40000000) /*!< Peripheral base address in the alias region */
1062 #define BKPSRAM_BASE ((uint32_t)0x40024000) /*!< Backup SRAM(4 KB) base address in the alias region */
1063 #define FMC_R_BASE ((uint32_t)0xA0000000) /*!< FMC registers base address */
1064 #define CCMDATARAM_BB_BASE ((uint32_t)0x12000000) /*!< CCM(core coupled memory) data RAM(64 KB) base address in the bit-band region */
1065 #define SRAM1_BB_BASE ((uint32_t)0x22000000) /*!< SRAM1(112 KB) base address in the bit-band region */
1066 #define SRAM2_BB_BASE ((uint32_t)0x2201C000) /*!< SRAM2(16 KB) base address in the bit-band region */
1067 #define SRAM3_BB_BASE ((uint32_t)0x22020000) /*!< SRAM3(64 KB) base address in the bit-band region */
1068 #define PERIPH_BB_BASE ((uint32_t)0x42000000) /*!< Peripheral base address in the bit-band region */
1069 #define BKPSRAM_BB_BASE ((uint32_t)0x42024000) /*!< Backup SRAM(4 KB) base address in the bit-band region */
1070 #define FLASH_END ((uint32_t)0x081FFFFF) /*!< FLASH end address */
1071 #define CCMDATARAM_END ((uint32_t)0x1000FFFF) /*!< CCM data RAM end address */
1072
1073 /* Legacy defines */
1074 #define SRAM_BASE SRAM1_BASE
1075 #define SRAM_BB_BASE SRAM1_BB_BASE
1076
1077
1078 /*!< Peripheral memory map */
1079 #define APB1PERIPH_BASE PERIPH_BASE
1080 #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000)
1081 #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000)
1082 #define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000)
1083
1084 /*!< APB1 peripherals */
1085 #define TIM2_BASE (APB1PERIPH_BASE + 0x0000)
1086 #define TIM3_BASE (APB1PERIPH_BASE + 0x0400)
1087 #define TIM4_BASE (APB1PERIPH_BASE + 0x0800)
1088 #define TIM5_BASE (APB1PERIPH_BASE + 0x0C00)
1089 #define TIM6_BASE (APB1PERIPH_BASE + 0x1000)
1090 #define TIM7_BASE (APB1PERIPH_BASE + 0x1400)
1091 #define TIM12_BASE (APB1PERIPH_BASE + 0x1800)
1092 #define TIM13_BASE (APB1PERIPH_BASE + 0x1C00)
1093 #define TIM14_BASE (APB1PERIPH_BASE + 0x2000)
1094 #define RTC_BASE (APB1PERIPH_BASE + 0x2800)
1095 #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00)
1096 #define IWDG_BASE (APB1PERIPH_BASE + 0x3000)
1097 #define I2S2ext_BASE (APB1PERIPH_BASE + 0x3400)
1098 #define SPI2_BASE (APB1PERIPH_BASE + 0x3800)
1099 #define SPI3_BASE (APB1PERIPH_BASE + 0x3C00)
1100 #define I2S3ext_BASE (APB1PERIPH_BASE + 0x4000)
1101 #define USART2_BASE (APB1PERIPH_BASE + 0x4400)
1102 #define USART3_BASE (APB1PERIPH_BASE + 0x4800)
1103 #define UART4_BASE (APB1PERIPH_BASE + 0x4C00)
1104 #define UART5_BASE (APB1PERIPH_BASE + 0x5000)
1105 #define I2C1_BASE (APB1PERIPH_BASE + 0x5400)
1106 #define I2C2_BASE (APB1PERIPH_BASE + 0x5800)
1107 #define I2C3_BASE (APB1PERIPH_BASE + 0x5C00)
1108 #define CAN1_BASE (APB1PERIPH_BASE + 0x6400)
1109 #define CAN2_BASE (APB1PERIPH_BASE + 0x6800)
1110 #define PWR_BASE (APB1PERIPH_BASE + 0x7000)
1111 #define DAC_BASE (APB1PERIPH_BASE + 0x7400)
1112 #define UART7_BASE (APB1PERIPH_BASE + 0x7800)
1113 #define UART8_BASE (APB1PERIPH_BASE + 0x7C00)
1114
1115 /*!< APB2 peripherals */
1116 #define TIM1_BASE (APB2PERIPH_BASE + 0x0000)
1117 #define TIM8_BASE (APB2PERIPH_BASE + 0x0400)
1118 #define USART1_BASE (APB2PERIPH_BASE + 0x1000)
1119 #define USART6_BASE (APB2PERIPH_BASE + 0x1400)
1120 #define ADC1_BASE (APB2PERIPH_BASE + 0x2000)
1121 #define ADC2_BASE (APB2PERIPH_BASE + 0x2100)
1122 #define ADC3_BASE (APB2PERIPH_BASE + 0x2200)
1123 #define ADC_BASE (APB2PERIPH_BASE + 0x2300)
1124 #define SDIO_BASE (APB2PERIPH_BASE + 0x2C00)
1125 #define SPI1_BASE (APB2PERIPH_BASE + 0x3000)
1126 #define SPI4_BASE (APB2PERIPH_BASE + 0x3400)
1127 #define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800)
1128 #define EXTI_BASE (APB2PERIPH_BASE + 0x3C00)
1129 #define TIM9_BASE (APB2PERIPH_BASE + 0x4000)
1130 #define TIM10_BASE (APB2PERIPH_BASE + 0x4400)
1131 #define TIM11_BASE (APB2PERIPH_BASE + 0x4800)
1132 #define SPI5_BASE (APB2PERIPH_BASE + 0x5000)
1133 #define SPI6_BASE (APB2PERIPH_BASE + 0x5400)
1134 #define SAI1_BASE (APB2PERIPH_BASE + 0x5800)
1135 #define SAI1_Block_A_BASE (SAI1_BASE + 0x004)
1136 #define SAI1_Block_B_BASE (SAI1_BASE + 0x024)
1137 #define LTDC_BASE (APB2PERIPH_BASE + 0x6800)
1138 #define LTDC_Layer1_BASE (LTDC_BASE + 0x84)
1139 #define LTDC_Layer2_BASE (LTDC_BASE + 0x104)
1140
1141 /*!< AHB1 peripherals */
1142 #define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000)
1143 #define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400)
1144 #define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800)
1145 #define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00)
1146 #define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000)
1147 #define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400)
1148 #define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800)
1149 #define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00)
1150 #define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000)
1151 #define GPIOJ_BASE (AHB1PERIPH_BASE + 0x2400)
1152 #define GPIOK_BASE (AHB1PERIPH_BASE + 0x2800)
1153 #define CRC_BASE (AHB1PERIPH_BASE + 0x3000)
1154 #define RCC_BASE (AHB1PERIPH_BASE + 0x3800)
1155 #define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00)
1156 #define DMA1_BASE (AHB1PERIPH_BASE + 0x6000)
1157 #define DMA1_Stream0_BASE (DMA1_BASE + 0x010)
1158 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028)
1159 #define DMA1_Stream2_BASE (DMA1_BASE + 0x040)
1160 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058)
1161 #define DMA1_Stream4_BASE (DMA1_BASE + 0x070)
1162 #define DMA1_Stream5_BASE (DMA1_BASE + 0x088)
1163 #define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0)
1164 #define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8)
1165 #define DMA2_BASE (AHB1PERIPH_BASE + 0x6400)
1166 #define DMA2_Stream0_BASE (DMA2_BASE + 0x010)
1167 #define DMA2_Stream1_BASE (DMA2_BASE + 0x028)
1168 #define DMA2_Stream2_BASE (DMA2_BASE + 0x040)
1169 #define DMA2_Stream3_BASE (DMA2_BASE + 0x058)
1170 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070)
1171 #define DMA2_Stream5_BASE (DMA2_BASE + 0x088)
1172 #define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0)
1173 #define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8)
1174 #define ETH_BASE (AHB1PERIPH_BASE + 0x8000)
1175 #define ETH_MAC_BASE (ETH_BASE)
1176 #define ETH_MMC_BASE (ETH_BASE + 0x0100)
1177 #define ETH_PTP_BASE (ETH_BASE + 0x0700)
1178 #define ETH_DMA_BASE (ETH_BASE + 0x1000)
1179 #define DMA2D_BASE (AHB1PERIPH_BASE + 0xB000)
1180
1181 /*!< AHB2 peripherals */
1182 #define DCMI_BASE (AHB2PERIPH_BASE + 0x50000)
1183 #define RNG_BASE (AHB2PERIPH_BASE + 0x60800)
1184
1185 /*!< FMC Bankx registers base address */
1186 #define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000)
1187 #define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104)
1188 #define FMC_Bank2_3_R_BASE (FMC_R_BASE + 0x0060)
1189 #define FMC_Bank4_R_BASE (FMC_R_BASE + 0x00A0)
1190 #define FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140)
1191
1192 /* Debug MCU registers base address */
1193 #define DBGMCU_BASE ((uint32_t )0xE0042000)
1194
1195 /*!< USB registers base address */
1196 #define USB_OTG_HS_PERIPH_BASE ((uint32_t )0x40040000)
1197 #define USB_OTG_FS_PERIPH_BASE ((uint32_t )0x50000000)
1198
1199 #define USB_OTG_GLOBAL_BASE ((uint32_t )0x000)
1200 #define USB_OTG_DEVICE_BASE ((uint32_t )0x800)
1201 #define USB_OTG_IN_ENDPOINT_BASE ((uint32_t )0x900)
1202 #define USB_OTG_OUT_ENDPOINT_BASE ((uint32_t )0xB00)
1203 #define USB_OTG_EP_REG_SIZE ((uint32_t )0x20)
1204 #define USB_OTG_HOST_BASE ((uint32_t )0x400)
1205 #define USB_OTG_HOST_PORT_BASE ((uint32_t )0x440)
1206 #define USB_OTG_HOST_CHANNEL_BASE ((uint32_t )0x500)
1207 #define USB_OTG_HOST_CHANNEL_SIZE ((uint32_t )0x20)
1208 #define USB_OTG_PCGCCTL_BASE ((uint32_t )0xE00)
1209 #define USB_OTG_FIFO_BASE ((uint32_t )0x1000)
1210 #define USB_OTG_FIFO_SIZE ((uint32_t )0x1000)
1211
1212 /**
1213 * @}
1214 */
1215
1216 /** @addtogroup Peripheral_declaration
1217 * @{
1218 */
1219 #define TIM2 ((TIM_TypeDef *) TIM2_BASE)
1220 #define TIM3 ((TIM_TypeDef *) TIM3_BASE)
1221 #define TIM4 ((TIM_TypeDef *) TIM4_BASE)
1222 #define TIM5 ((TIM_TypeDef *) TIM5_BASE)
1223 #define TIM6 ((TIM_TypeDef *) TIM6_BASE)
1224 #define TIM7 ((TIM_TypeDef *) TIM7_BASE)
1225 #define TIM12 ((TIM_TypeDef *) TIM12_BASE)
1226 #define TIM13 ((TIM_TypeDef *) TIM13_BASE)
1227 #define TIM14 ((TIM_TypeDef *) TIM14_BASE)
1228 #define RTC ((RTC_TypeDef *) RTC_BASE)
1229 #define WWDG ((WWDG_TypeDef *) WWDG_BASE)
1230 #define IWDG ((IWDG_TypeDef *) IWDG_BASE)
1231 #define I2S2ext ((SPI_TypeDef *) I2S2ext_BASE)
1232 #define SPI2 ((SPI_TypeDef *) SPI2_BASE)
1233 #define SPI3 ((SPI_TypeDef *) SPI3_BASE)
1234 #define I2S3ext ((SPI_TypeDef *) I2S3ext_BASE)
1235 #define USART2 ((USART_TypeDef *) USART2_BASE)
1236 #define USART3 ((USART_TypeDef *) USART3_BASE)
1237 #define UART4 ((USART_TypeDef *) UART4_BASE)
1238 #define UART5 ((USART_TypeDef *) UART5_BASE)
1239 #define I2C1 ((I2C_TypeDef *) I2C1_BASE)
1240 #define I2C2 ((I2C_TypeDef *) I2C2_BASE)
1241 #define I2C3 ((I2C_TypeDef *) I2C3_BASE)
1242 #define CAN1 ((CAN_TypeDef *) CAN1_BASE)
1243 #define CAN2 ((CAN_TypeDef *) CAN2_BASE)
1244 #define PWR ((PWR_TypeDef *) PWR_BASE)
1245 #define DAC ((DAC_TypeDef *) DAC_BASE)
1246 #define UART7 ((USART_TypeDef *) UART7_BASE)
1247 #define UART8 ((USART_TypeDef *) UART8_BASE)
1248 #define TIM1 ((TIM_TypeDef *) TIM1_BASE)
1249 #define TIM8 ((TIM_TypeDef *) TIM8_BASE)
1250 #define USART1 ((USART_TypeDef *) USART1_BASE)
1251 #define USART6 ((USART_TypeDef *) USART6_BASE)
1252 #define ADC ((ADC_Common_TypeDef *) ADC_BASE)
1253 #define ADC1 ((ADC_TypeDef *) ADC1_BASE)
1254 #define ADC2 ((ADC_TypeDef *) ADC2_BASE)
1255 #define ADC3 ((ADC_TypeDef *) ADC3_BASE)
1256 #define SDIO ((SDIO_TypeDef *) SDIO_BASE)
1257 #define SPI1 ((SPI_TypeDef *) SPI1_BASE)
1258 #define SPI4 ((SPI_TypeDef *) SPI4_BASE)
1259 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
1260 #define EXTI ((EXTI_TypeDef *) EXTI_BASE)
1261 #define TIM9 ((TIM_TypeDef *) TIM9_BASE)
1262 #define TIM10 ((TIM_TypeDef *) TIM10_BASE)
1263 #define TIM11 ((TIM_TypeDef *) TIM11_BASE)
1264 #define SPI5 ((SPI_TypeDef *) SPI5_BASE)
1265 #define SPI6 ((SPI_TypeDef *) SPI6_BASE)
1266 #define SAI1 ((SAI_TypeDef *) SAI1_BASE)
1267 #define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)
1268 #define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)
1269 #define LTDC ((LTDC_TypeDef *)LTDC_BASE)
1270 #define LTDC_Layer1 ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE)
1271 #define LTDC_Layer2 ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE)
1272
1273 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
1274 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
1275 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
1276 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
1277 #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
1278 #define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
1279 #define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
1280 #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
1281 #define GPIOI ((GPIO_TypeDef *) GPIOI_BASE)
1282 #define GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE)
1283 #define GPIOK ((GPIO_TypeDef *) GPIOK_BASE)
1284 #define CRC ((CRC_TypeDef *) CRC_BASE)
1285 #define RCC ((RCC_TypeDef *) RCC_BASE)
1286 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
1287 #define DMA1 ((DMA_TypeDef *) DMA1_BASE)
1288 #define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
1289 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
1290 #define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
1291 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
1292 #define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
1293 #define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
1294 #define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
1295 #define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
1296 #define DMA2 ((DMA_TypeDef *) DMA2_BASE)
1297 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
1298 #define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
1299 #define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
1300 #define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
1301 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
1302 #define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
1303 #define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
1304 #define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
1305 #define ETH ((ETH_TypeDef *) ETH_BASE)
1306 #define DMA2D ((DMA2D_TypeDef *)DMA2D_BASE)
1307 #define DCMI ((DCMI_TypeDef *) DCMI_BASE)
1308 #define RNG ((RNG_TypeDef *) RNG_BASE)
1309 #define FMC_Bank1 ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)
1310 #define FMC_Bank1E ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)
1311 #define FMC_Bank2_3 ((FMC_Bank2_3_TypeDef *) FMC_Bank2_3_R_BASE)
1312 #define FMC_Bank4 ((FMC_Bank4_TypeDef *) FMC_Bank4_R_BASE)
1313 #define FMC_Bank5_6 ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)
1314
1315 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
1316
1317 #define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
1318 #define USB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)
1319
1320 /**
1321 * @}
1322 */
1323
1324 /** @addtogroup Exported_constants
1325 * @{
1326 */
1327
1328 /** @addtogroup Peripheral_Registers_Bits_Definition
1329 * @{
1330 */
1331
1332 /******************************************************************************/
1333 /* Peripheral Registers_Bits_Definition */
1334 /******************************************************************************/
1335
1336 /******************************************************************************/
1337 /* */
1338 /* Analog to Digital Converter */
1339 /* */
1340 /******************************************************************************/
1341 /******************** Bit definition for ADC_SR register ********************/
1342 #define ADC_SR_AWD ((uint32_t)0x00000001) /*!<Analog watchdog flag */
1343 #define ADC_SR_EOC ((uint32_t)0x00000002) /*!<End of conversion */
1344 #define ADC_SR_JEOC ((uint32_t)0x00000004) /*!<Injected channel end of conversion */
1345 #define ADC_SR_JSTRT ((uint32_t)0x00000008) /*!<Injected channel Start flag */
1346 #define ADC_SR_STRT ((uint32_t)0x00000010) /*!<Regular channel Start flag */
1347 #define ADC_SR_OVR ((uint32_t)0x00000020) /*!<Overrun flag */
1348
1349 /******************* Bit definition for ADC_CR1 register ********************/
1350 #define ADC_CR1_AWDCH ((uint32_t)0x0000001F) /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
1351 #define ADC_CR1_AWDCH_0 ((uint32_t)0x00000001) /*!<Bit 0 */
1352 #define ADC_CR1_AWDCH_1 ((uint32_t)0x00000002) /*!<Bit 1 */
1353 #define ADC_CR1_AWDCH_2 ((uint32_t)0x00000004) /*!<Bit 2 */
1354 #define ADC_CR1_AWDCH_3 ((uint32_t)0x00000008) /*!<Bit 3 */
1355 #define ADC_CR1_AWDCH_4 ((uint32_t)0x00000010) /*!<Bit 4 */
1356 #define ADC_CR1_EOCIE ((uint32_t)0x00000020) /*!<Interrupt enable for EOC */
1357 #define ADC_CR1_AWDIE ((uint32_t)0x00000040) /*!<AAnalog Watchdog interrupt enable */
1358 #define ADC_CR1_JEOCIE ((uint32_t)0x00000080) /*!<Interrupt enable for injected channels */
1359 #define ADC_CR1_SCAN ((uint32_t)0x00000100) /*!<Scan mode */
1360 #define ADC_CR1_AWDSGL ((uint32_t)0x00000200) /*!<Enable the watchdog on a single channel in scan mode */
1361 #define ADC_CR1_JAUTO ((uint32_t)0x00000400) /*!<Automatic injected group conversion */
1362 #define ADC_CR1_DISCEN ((uint32_t)0x00000800) /*!<Discontinuous mode on regular channels */
1363 #define ADC_CR1_JDISCEN ((uint32_t)0x00001000) /*!<Discontinuous mode on injected channels */
1364 #define ADC_CR1_DISCNUM ((uint32_t)0x0000E000) /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
1365 #define ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000) /*!<Bit 0 */
1366 #define ADC_CR1_DISCNUM_1 ((uint32_t)0x00004000) /*!<Bit 1 */
1367 #define ADC_CR1_DISCNUM_2 ((uint32_t)0x00008000) /*!<Bit 2 */
1368 #define ADC_CR1_JAWDEN ((uint32_t)0x00400000) /*!<Analog watchdog enable on injected channels */
1369 #define ADC_CR1_AWDEN ((uint32_t)0x00800000) /*!<Analog watchdog enable on regular channels */
1370 #define ADC_CR1_RES ((uint32_t)0x03000000) /*!<RES[2:0] bits (Resolution) */
1371 #define ADC_CR1_RES_0 ((uint32_t)0x01000000) /*!<Bit 0 */
1372 #define ADC_CR1_RES_1 ((uint32_t)0x02000000) /*!<Bit 1 */
1373 #define ADC_CR1_OVRIE ((uint32_t)0x04000000) /*!<overrun interrupt enable */
1374
1375 /******************* Bit definition for ADC_CR2 register ********************/
1376 #define ADC_CR2_ADON ((uint32_t)0x00000001) /*!<A/D Converter ON / OFF */
1377 #define ADC_CR2_CONT ((uint32_t)0x00000002) /*!<Continuous Conversion */
1378 #define ADC_CR2_DMA ((uint32_t)0x00000100) /*!<Direct Memory access mode */
1379 #define ADC_CR2_DDS ((uint32_t)0x00000200) /*!<DMA disable selection (Single ADC) */
1380 #define ADC_CR2_EOCS ((uint32_t)0x00000400) /*!<End of conversion selection */
1381 #define ADC_CR2_ALIGN ((uint32_t)0x00000800) /*!<Data Alignment */
1382 #define ADC_CR2_JEXTSEL ((uint32_t)0x000F0000) /*!<JEXTSEL[3:0] bits (External event select for injected group) */
1383 #define ADC_CR2_JEXTSEL_0 ((uint32_t)0x00010000) /*!<Bit 0 */
1384 #define ADC_CR2_JEXTSEL_1 ((uint32_t)0x00020000) /*!<Bit 1 */
1385 #define ADC_CR2_JEXTSEL_2 ((uint32_t)0x00040000) /*!<Bit 2 */
1386 #define ADC_CR2_JEXTSEL_3 ((uint32_t)0x00080000) /*!<Bit 3 */
1387 #define ADC_CR2_JEXTEN ((uint32_t)0x00300000) /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */
1388 #define ADC_CR2_JEXTEN_0 ((uint32_t)0x00100000) /*!<Bit 0 */
1389 #define ADC_CR2_JEXTEN_1 ((uint32_t)0x00200000) /*!<Bit 1 */
1390 #define ADC_CR2_JSWSTART ((uint32_t)0x00400000) /*!<Start Conversion of injected channels */
1391 #define ADC_CR2_EXTSEL ((uint32_t)0x0F000000) /*!<EXTSEL[3:0] bits (External Event Select for regular group) */
1392 #define ADC_CR2_EXTSEL_0 ((uint32_t)0x01000000) /*!<Bit 0 */
1393 #define ADC_CR2_EXTSEL_1 ((uint32_t)0x02000000) /*!<Bit 1 */
1394 #define ADC_CR2_EXTSEL_2 ((uint32_t)0x04000000) /*!<Bit 2 */
1395 #define ADC_CR2_EXTSEL_3 ((uint32_t)0x08000000) /*!<Bit 3 */
1396 #define ADC_CR2_EXTEN ((uint32_t)0x30000000) /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */
1397 #define ADC_CR2_EXTEN_0 ((uint32_t)0x10000000) /*!<Bit 0 */
1398 #define ADC_CR2_EXTEN_1 ((uint32_t)0x20000000) /*!<Bit 1 */
1399 #define ADC_CR2_SWSTART ((uint32_t)0x40000000) /*!<Start Conversion of regular channels */
1400
1401 /****************** Bit definition for ADC_SMPR1 register *******************/
1402 #define ADC_SMPR1_SMP10 ((uint32_t)0x00000007) /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
1403 #define ADC_SMPR1_SMP10_0 ((uint32_t)0x00000001) /*!<Bit 0 */
1404 #define ADC_SMPR1_SMP10_1 ((uint32_t)0x00000002) /*!<Bit 1 */
1405 #define ADC_SMPR1_SMP10_2 ((uint32_t)0x00000004) /*!<Bit 2 */
1406 #define ADC_SMPR1_SMP11 ((uint32_t)0x00000038) /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
1407 #define ADC_SMPR1_SMP11_0 ((uint32_t)0x00000008) /*!<Bit 0 */
1408 #define ADC_SMPR1_SMP11_1 ((uint32_t)0x00000010) /*!<Bit 1 */
1409 #define ADC_SMPR1_SMP11_2 ((uint32_t)0x00000020) /*!<Bit 2 */
1410 #define ADC_SMPR1_SMP12 ((uint32_t)0x000001C0) /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
1411 #define ADC_SMPR1_SMP12_0 ((uint32_t)0x00000040) /*!<Bit 0 */
1412 #define ADC_SMPR1_SMP12_1 ((uint32_t)0x00000080) /*!<Bit 1 */
1413 #define ADC_SMPR1_SMP12_2 ((uint32_t)0x00000100) /*!<Bit 2 */
1414 #define ADC_SMPR1_SMP13 ((uint32_t)0x00000E00) /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
1415 #define ADC_SMPR1_SMP13_0 ((uint32_t)0x00000200) /*!<Bit 0 */
1416 #define ADC_SMPR1_SMP13_1 ((uint32_t)0x00000400) /*!<Bit 1 */
1417 #define ADC_SMPR1_SMP13_2 ((uint32_t)0x00000800) /*!<Bit 2 */
1418 #define ADC_SMPR1_SMP14 ((uint32_t)0x00007000) /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
1419 #define ADC_SMPR1_SMP14_0 ((uint32_t)0x00001000) /*!<Bit 0 */
1420 #define ADC_SMPR1_SMP14_1 ((uint32_t)0x00002000) /*!<Bit 1 */
1421 #define ADC_SMPR1_SMP14_2 ((uint32_t)0x00004000) /*!<Bit 2 */
1422 #define ADC_SMPR1_SMP15 ((uint32_t)0x00038000) /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
1423 #define ADC_SMPR1_SMP15_0 ((uint32_t)0x00008000) /*!<Bit 0 */
1424 #define ADC_SMPR1_SMP15_1 ((uint32_t)0x00010000) /*!<Bit 1 */
1425 #define ADC_SMPR1_SMP15_2 ((uint32_t)0x00020000) /*!<Bit 2 */
1426 #define ADC_SMPR1_SMP16 ((uint32_t)0x001C0000) /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
1427 #define ADC_SMPR1_SMP16_0 ((uint32_t)0x00040000) /*!<Bit 0 */
1428 #define ADC_SMPR1_SMP16_1 ((uint32_t)0x00080000) /*!<Bit 1 */
1429 #define ADC_SMPR1_SMP16_2 ((uint32_t)0x00100000) /*!<Bit 2 */
1430 #define ADC_SMPR1_SMP17 ((uint32_t)0x00E00000) /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
1431 #define ADC_SMPR1_SMP17_0 ((uint32_t)0x00200000) /*!<Bit 0 */
1432 #define ADC_SMPR1_SMP17_1 ((uint32_t)0x00400000) /*!<Bit 1 */
1433 #define ADC_SMPR1_SMP17_2 ((uint32_t)0x00800000) /*!<Bit 2 */
1434 #define ADC_SMPR1_SMP18 ((uint32_t)0x07000000) /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */
1435 #define ADC_SMPR1_SMP18_0 ((uint32_t)0x01000000) /*!<Bit 0 */
1436 #define ADC_SMPR1_SMP18_1 ((uint32_t)0x02000000) /*!<Bit 1 */
1437 #define ADC_SMPR1_SMP18_2 ((uint32_t)0x04000000) /*!<Bit 2 */
1438
1439 /****************** Bit definition for ADC_SMPR2 register *******************/
1440 #define ADC_SMPR2_SMP0 ((uint32_t)0x00000007) /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
1441 #define ADC_SMPR2_SMP0_0 ((uint32_t)0x00000001) /*!<Bit 0 */
1442 #define ADC_SMPR2_SMP0_1 ((uint32_t)0x00000002) /*!<Bit 1 */
1443 #define ADC_SMPR2_SMP0_2 ((uint32_t)0x00000004) /*!<Bit 2 */
1444 #define ADC_SMPR2_SMP1 ((uint32_t)0x00000038) /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
1445 #define ADC_SMPR2_SMP1_0 ((uint32_t)0x00000008) /*!<Bit 0 */
1446 #define ADC_SMPR2_SMP1_1 ((uint32_t)0x00000010) /*!<Bit 1 */
1447 #define ADC_SMPR2_SMP1_2 ((uint32_t)0x00000020) /*!<Bit 2 */
1448 #define ADC_SMPR2_SMP2 ((uint32_t)0x000001C0) /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
1449 #define ADC_SMPR2_SMP2_0 ((uint32_t)0x00000040) /*!<Bit 0 */
1450 #define ADC_SMPR2_SMP2_1 ((uint32_t)0x00000080) /*!<Bit 1 */
1451 #define ADC_SMPR2_SMP2_2 ((uint32_t)0x00000100) /*!<Bit 2 */
1452 #define ADC_SMPR2_SMP3 ((uint32_t)0x00000E00) /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
1453 #define ADC_SMPR2_SMP3_0 ((uint32_t)0x00000200) /*!<Bit 0 */
1454 #define ADC_SMPR2_SMP3_1 ((uint32_t)0x00000400) /*!<Bit 1 */
1455 #define ADC_SMPR2_SMP3_2 ((uint32_t)0x00000800) /*!<Bit 2 */
1456 #define ADC_SMPR2_SMP4 ((uint32_t)0x00007000) /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
1457 #define ADC_SMPR2_SMP4_0 ((uint32_t)0x00001000) /*!<Bit 0 */
1458 #define ADC_SMPR2_SMP4_1 ((uint32_t)0x00002000) /*!<Bit 1 */
1459 #define ADC_SMPR2_SMP4_2 ((uint32_t)0x00004000) /*!<Bit 2 */
1460 #define ADC_SMPR2_SMP5 ((uint32_t)0x00038000) /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
1461 #define ADC_SMPR2_SMP5_0 ((uint32_t)0x00008000) /*!<Bit 0 */
1462 #define ADC_SMPR2_SMP5_1 ((uint32_t)0x00010000) /*!<Bit 1 */
1463 #define ADC_SMPR2_SMP5_2 ((uint32_t)0x00020000) /*!<Bit 2 */
1464 #define ADC_SMPR2_SMP6 ((uint32_t)0x001C0000) /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
1465 #define ADC_SMPR2_SMP6_0 ((uint32_t)0x00040000) /*!<Bit 0 */
1466 #define ADC_SMPR2_SMP6_1 ((uint32_t)0x00080000) /*!<Bit 1 */
1467 #define ADC_SMPR2_SMP6_2 ((uint32_t)0x00100000) /*!<Bit 2 */
1468 #define ADC_SMPR2_SMP7 ((uint32_t)0x00E00000) /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
1469 #define ADC_SMPR2_SMP7_0 ((uint32_t)0x00200000) /*!<Bit 0 */
1470 #define ADC_SMPR2_SMP7_1 ((uint32_t)0x00400000) /*!<Bit 1 */
1471 #define ADC_SMPR2_SMP7_2 ((uint32_t)0x00800000) /*!<Bit 2 */
1472 #define ADC_SMPR2_SMP8 ((uint32_t)0x07000000) /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
1473 #define ADC_SMPR2_SMP8_0 ((uint32_t)0x01000000) /*!<Bit 0 */
1474 #define ADC_SMPR2_SMP8_1 ((uint32_t)0x02000000) /*!<Bit 1 */
1475 #define ADC_SMPR2_SMP8_2 ((uint32_t)0x04000000) /*!<Bit 2 */
1476 #define ADC_SMPR2_SMP9 ((uint32_t)0x38000000) /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
1477 #define ADC_SMPR2_SMP9_0 ((uint32_t)0x08000000) /*!<Bit 0 */
1478 #define ADC_SMPR2_SMP9_1 ((uint32_t)0x10000000) /*!<Bit 1 */
1479 #define ADC_SMPR2_SMP9_2 ((uint32_t)0x20000000) /*!<Bit 2 */
1480
1481 /****************** Bit definition for ADC_JOFR1 register *******************/
1482 #define ADC_JOFR1_JOFFSET1 ((uint32_t)0x0FFF) /*!<Data offset for injected channel 1 */
1483
1484 /****************** Bit definition for ADC_JOFR2 register *******************/
1485 #define ADC_JOFR2_JOFFSET2 ((uint32_t)0x0FFF) /*!<Data offset for injected channel 2 */
1486
1487 /****************** Bit definition for ADC_JOFR3 register *******************/
1488 #define ADC_JOFR3_JOFFSET3 ((uint32_t)0x0FFF) /*!<Data offset for injected channel 3 */
1489
1490 /****************** Bit definition for ADC_JOFR4 register *******************/
1491 #define ADC_JOFR4_JOFFSET4 ((uint32_t)0x0FFF) /*!<Data offset for injected channel 4 */
1492
1493 /******************* Bit definition for ADC_HTR register ********************/
1494 #define ADC_HTR_HT ((uint32_t)0x0FFF) /*!<Analog watchdog high threshold */
1495
1496 /******************* Bit definition for ADC_LTR register ********************/
1497 #define ADC_LTR_LT ((uint32_t)0x0FFF) /*!<Analog watchdog low threshold */
1498
1499 /******************* Bit definition for ADC_SQR1 register *******************/
1500 #define ADC_SQR1_SQ13 ((uint32_t)0x0000001F) /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
1501 #define ADC_SQR1_SQ13_0 ((uint32_t)0x00000001) /*!<Bit 0 */
1502 #define ADC_SQR1_SQ13_1 ((uint32_t)0x00000002) /*!<Bit 1 */
1503 #define ADC_SQR1_SQ13_2 ((uint32_t)0x00000004) /*!<Bit 2 */
1504 #define ADC_SQR1_SQ13_3 ((uint32_t)0x00000008) /*!<Bit 3 */
1505 #define ADC_SQR1_SQ13_4 ((uint32_t)0x00000010) /*!<Bit 4 */
1506 #define ADC_SQR1_SQ14 ((uint32_t)0x000003E0) /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
1507 #define ADC_SQR1_SQ14_0 ((uint32_t)0x00000020) /*!<Bit 0 */
1508 #define ADC_SQR1_SQ14_1 ((uint32_t)0x00000040) /*!<Bit 1 */
1509 #define ADC_SQR1_SQ14_2 ((uint32_t)0x00000080) /*!<Bit 2 */
1510 #define ADC_SQR1_SQ14_3 ((uint32_t)0x00000100) /*!<Bit 3 */
1511 #define ADC_SQR1_SQ14_4 ((uint32_t)0x00000200) /*!<Bit 4 */
1512 #define ADC_SQR1_SQ15 ((uint32_t)0x00007C00) /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
1513 #define ADC_SQR1_SQ15_0 ((uint32_t)0x00000400) /*!<Bit 0 */
1514 #define ADC_SQR1_SQ15_1 ((uint32_t)0x00000800) /*!<Bit 1 */
1515 #define ADC_SQR1_SQ15_2 ((uint32_t)0x00001000) /*!<Bit 2 */
1516 #define ADC_SQR1_SQ15_3 ((uint32_t)0x00002000) /*!<Bit 3 */
1517 #define ADC_SQR1_SQ15_4 ((uint32_t)0x00004000) /*!<Bit 4 */
1518 #define ADC_SQR1_SQ16 ((uint32_t)0x000F8000) /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
1519 #define ADC_SQR1_SQ16_0 ((uint32_t)0x00008000) /*!<Bit 0 */
1520 #define ADC_SQR1_SQ16_1 ((uint32_t)0x00010000) /*!<Bit 1 */
1521 #define ADC_SQR1_SQ16_2 ((uint32_t)0x00020000) /*!<Bit 2 */
1522 #define ADC_SQR1_SQ16_3 ((uint32_t)0x00040000) /*!<Bit 3 */
1523 #define ADC_SQR1_SQ16_4 ((uint32_t)0x00080000) /*!<Bit 4 */
1524 #define ADC_SQR1_L ((uint32_t)0x00F00000) /*!<L[3:0] bits (Regular channel sequence length) */
1525 #define ADC_SQR1_L_0 ((uint32_t)0x00100000) /*!<Bit 0 */
1526 #define ADC_SQR1_L_1 ((uint32_t)0x00200000) /*!<Bit 1 */
1527 #define ADC_SQR1_L_2 ((uint32_t)0x00400000) /*!<Bit 2 */
1528 #define ADC_SQR1_L_3 ((uint32_t)0x00800000) /*!<Bit 3 */
1529
1530 /******************* Bit definition for ADC_SQR2 register *******************/
1531 #define ADC_SQR2_SQ7 ((uint32_t)0x0000001F) /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
1532 #define ADC_SQR2_SQ7_0 ((uint32_t)0x00000001) /*!<Bit 0 */
1533 #define ADC_SQR2_SQ7_1 ((uint32_t)0x00000002) /*!<Bit 1 */
1534 #define ADC_SQR2_SQ7_2 ((uint32_t)0x00000004) /*!<Bit 2 */
1535 #define ADC_SQR2_SQ7_3 ((uint32_t)0x00000008) /*!<Bit 3 */
1536 #define ADC_SQR2_SQ7_4 ((uint32_t)0x00000010) /*!<Bit 4 */
1537 #define ADC_SQR2_SQ8 ((uint32_t)0x000003E0) /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
1538 #define ADC_SQR2_SQ8_0 ((uint32_t)0x00000020) /*!<Bit 0 */
1539 #define ADC_SQR2_SQ8_1 ((uint32_t)0x00000040) /*!<Bit 1 */
1540 #define ADC_SQR2_SQ8_2 ((uint32_t)0x00000080) /*!<Bit 2 */
1541 #define ADC_SQR2_SQ8_3 ((uint32_t)0x00000100) /*!<Bit 3 */
1542 #define ADC_SQR2_SQ8_4 ((uint32_t)0x00000200) /*!<Bit 4 */
1543 #define ADC_SQR2_SQ9 ((uint32_t)0x00007C00) /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
1544 #define ADC_SQR2_SQ9_0 ((uint32_t)0x00000400) /*!<Bit 0 */
1545 #define ADC_SQR2_SQ9_1 ((uint32_t)0x00000800) /*!<Bit 1 */
1546 #define ADC_SQR2_SQ9_2 ((uint32_t)0x00001000) /*!<Bit 2 */
1547 #define ADC_SQR2_SQ9_3 ((uint32_t)0x00002000) /*!<Bit 3 */
1548 #define ADC_SQR2_SQ9_4 ((uint32_t)0x00004000) /*!<Bit 4 */
1549 #define ADC_SQR2_SQ10 ((uint32_t)0x000F8000) /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
1550 #define ADC_SQR2_SQ10_0 ((uint32_t)0x00008000) /*!<Bit 0 */
1551 #define ADC_SQR2_SQ10_1 ((uint32_t)0x00010000) /*!<Bit 1 */
1552 #define ADC_SQR2_SQ10_2 ((uint32_t)0x00020000) /*!<Bit 2 */
1553 #define ADC_SQR2_SQ10_3 ((uint32_t)0x00040000) /*!<Bit 3 */
1554 #define ADC_SQR2_SQ10_4 ((uint32_t)0x00080000) /*!<Bit 4 */
1555 #define ADC_SQR2_SQ11 ((uint32_t)0x01F00000) /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
1556 #define ADC_SQR2_SQ11_0 ((uint32_t)0x00100000) /*!<Bit 0 */
1557 #define ADC_SQR2_SQ11_1 ((uint32_t)0x00200000) /*!<Bit 1 */
1558 #define ADC_SQR2_SQ11_2 ((uint32_t)0x00400000) /*!<Bit 2 */
1559 #define ADC_SQR2_SQ11_3 ((uint32_t)0x00800000) /*!<Bit 3 */
1560 #define ADC_SQR2_SQ11_4 ((uint32_t)0x01000000) /*!<Bit 4 */
1561 #define ADC_SQR2_SQ12 ((uint32_t)0x3E000000) /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
1562 #define ADC_SQR2_SQ12_0 ((uint32_t)0x02000000) /*!<Bit 0 */
1563 #define ADC_SQR2_SQ12_1 ((uint32_t)0x04000000) /*!<Bit 1 */
1564 #define ADC_SQR2_SQ12_2 ((uint32_t)0x08000000) /*!<Bit 2 */
1565 #define ADC_SQR2_SQ12_3 ((uint32_t)0x10000000) /*!<Bit 3 */
1566 #define ADC_SQR2_SQ12_4 ((uint32_t)0x20000000) /*!<Bit 4 */
1567
1568 /******************* Bit definition for ADC_SQR3 register *******************/
1569 #define ADC_SQR3_SQ1 ((uint32_t)0x0000001F) /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
1570 #define ADC_SQR3_SQ1_0 ((uint32_t)0x00000001) /*!<Bit 0 */
1571 #define ADC_SQR3_SQ1_1 ((uint32_t)0x00000002) /*!<Bit 1 */
1572 #define ADC_SQR3_SQ1_2 ((uint32_t)0x00000004) /*!<Bit 2 */
1573 #define ADC_SQR3_SQ1_3 ((uint32_t)0x00000008) /*!<Bit 3 */
1574 #define ADC_SQR3_SQ1_4 ((uint32_t)0x00000010) /*!<Bit 4 */
1575 #define ADC_SQR3_SQ2 ((uint32_t)0x000003E0) /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
1576 #define ADC_SQR3_SQ2_0 ((uint32_t)0x00000020) /*!<Bit 0 */
1577 #define ADC_SQR3_SQ2_1 ((uint32_t)0x00000040) /*!<Bit 1 */
1578 #define ADC_SQR3_SQ2_2 ((uint32_t)0x00000080) /*!<Bit 2 */
1579 #define ADC_SQR3_SQ2_3 ((uint32_t)0x00000100) /*!<Bit 3 */
1580 #define ADC_SQR3_SQ2_4 ((uint32_t)0x00000200) /*!<Bit 4 */
1581 #define ADC_SQR3_SQ3 ((uint32_t)0x00007C00) /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
1582 #define ADC_SQR3_SQ3_0 ((uint32_t)0x00000400) /*!<Bit 0 */
1583 #define ADC_SQR3_SQ3_1 ((uint32_t)0x00000800) /*!<Bit 1 */
1584 #define ADC_SQR3_SQ3_2 ((uint32_t)0x00001000) /*!<Bit 2 */
1585 #define ADC_SQR3_SQ3_3 ((uint32_t)0x00002000) /*!<Bit 3 */
1586 #define ADC_SQR3_SQ3_4 ((uint32_t)0x00004000) /*!<Bit 4 */
1587 #define ADC_SQR3_SQ4 ((uint32_t)0x000F8000) /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
1588 #define ADC_SQR3_SQ4_0 ((uint32_t)0x00008000) /*!<Bit 0 */
1589 #define ADC_SQR3_SQ4_1 ((uint32_t)0x00010000) /*!<Bit 1 */
1590 #define ADC_SQR3_SQ4_2 ((uint32_t)0x00020000) /*!<Bit 2 */
1591 #define ADC_SQR3_SQ4_3 ((uint32_t)0x00040000) /*!<Bit 3 */
1592 #define ADC_SQR3_SQ4_4 ((uint32_t)0x00080000) /*!<Bit 4 */
1593 #define ADC_SQR3_SQ5 ((uint32_t)0x01F00000) /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
1594 #define ADC_SQR3_SQ5_0 ((uint32_t)0x00100000) /*!<Bit 0 */
1595 #define ADC_SQR3_SQ5_1 ((uint32_t)0x00200000) /*!<Bit 1 */
1596 #define ADC_SQR3_SQ5_2 ((uint32_t)0x00400000) /*!<Bit 2 */
1597 #define ADC_SQR3_SQ5_3 ((uint32_t)0x00800000) /*!<Bit 3 */
1598 #define ADC_SQR3_SQ5_4 ((uint32_t)0x01000000) /*!<Bit 4 */
1599 #define ADC_SQR3_SQ6 ((uint32_t)0x3E000000) /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
1600 #define ADC_SQR3_SQ6_0 ((uint32_t)0x02000000) /*!<Bit 0 */
1601 #define ADC_SQR3_SQ6_1 ((uint32_t)0x04000000) /*!<Bit 1 */
1602 #define ADC_SQR3_SQ6_2 ((uint32_t)0x08000000) /*!<Bit 2 */
1603 #define ADC_SQR3_SQ6_3 ((uint32_t)0x10000000) /*!<Bit 3 */
1604 #define ADC_SQR3_SQ6_4 ((uint32_t)0x20000000) /*!<Bit 4 */
1605
1606 /******************* Bit definition for ADC_JSQR register *******************/
1607 #define ADC_JSQR_JSQ1 ((uint32_t)0x0000001F) /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */
1608 #define ADC_JSQR_JSQ1_0 ((uint32_t)0x00000001) /*!<Bit 0 */
1609 #define ADC_JSQR_JSQ1_1 ((uint32_t)0x00000002) /*!<Bit 1 */
1610 #define ADC_JSQR_JSQ1_2 ((uint32_t)0x00000004) /*!<Bit 2 */
1611 #define ADC_JSQR_JSQ1_3 ((uint32_t)0x00000008) /*!<Bit 3 */
1612 #define ADC_JSQR_JSQ1_4 ((uint32_t)0x00000010) /*!<Bit 4 */
1613 #define ADC_JSQR_JSQ2 ((uint32_t)0x000003E0) /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
1614 #define ADC_JSQR_JSQ2_0 ((uint32_t)0x00000020) /*!<Bit 0 */
1615 #define ADC_JSQR_JSQ2_1 ((uint32_t)0x00000040) /*!<Bit 1 */
1616 #define ADC_JSQR_JSQ2_2 ((uint32_t)0x00000080) /*!<Bit 2 */
1617 #define ADC_JSQR_JSQ2_3 ((uint32_t)0x00000100) /*!<Bit 3 */
1618 #define ADC_JSQR_JSQ2_4 ((uint32_t)0x00000200) /*!<Bit 4 */
1619 #define ADC_JSQR_JSQ3 ((uint32_t)0x00007C00) /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
1620 #define ADC_JSQR_JSQ3_0 ((uint32_t)0x00000400) /*!<Bit 0 */
1621 #define ADC_JSQR_JSQ3_1 ((uint32_t)0x00000800) /*!<Bit 1 */
1622 #define ADC_JSQR_JSQ3_2 ((uint32_t)0x00001000) /*!<Bit 2 */
1623 #define ADC_JSQR_JSQ3_3 ((uint32_t)0x00002000) /*!<Bit 3 */
1624 #define ADC_JSQR_JSQ3_4 ((uint32_t)0x00004000) /*!<Bit 4 */
1625 #define ADC_JSQR_JSQ4 ((uint32_t)0x000F8000) /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
1626 #define ADC_JSQR_JSQ4_0 ((uint32_t)0x00008000) /*!<Bit 0 */
1627 #define ADC_JSQR_JSQ4_1 ((uint32_t)0x00010000) /*!<Bit 1 */
1628 #define ADC_JSQR_JSQ4_2 ((uint32_t)0x00020000) /*!<Bit 2 */
1629 #define ADC_JSQR_JSQ4_3 ((uint32_t)0x00040000) /*!<Bit 3 */
1630 #define ADC_JSQR_JSQ4_4 ((uint32_t)0x00080000) /*!<Bit 4 */
1631 #define ADC_JSQR_JL ((uint32_t)0x00300000) /*!<JL[1:0] bits (Injected Sequence length) */
1632 #define ADC_JSQR_JL_0 ((uint32_t)0x00100000) /*!<Bit 0 */
1633 #define ADC_JSQR_JL_1 ((uint32_t)0x00200000) /*!<Bit 1 */
1634
1635 /******************* Bit definition for ADC_JDR1 register *******************/
1636 #define ADC_JDR1_JDATA ((uint32_t)0xFFFF) /*!<Injected data */
1637
1638 /******************* Bit definition for ADC_JDR2 register *******************/
1639 #define ADC_JDR2_JDATA ((uint32_t)0xFFFF) /*!<Injected data */
1640
1641 /******************* Bit definition for ADC_JDR3 register *******************/
1642 #define ADC_JDR3_JDATA ((uint32_t)0xFFFF) /*!<Injected data */
1643
1644 /******************* Bit definition for ADC_JDR4 register *******************/
1645 #define ADC_JDR4_JDATA ((uint32_t)0xFFFF) /*!<Injected data */
1646
1647 /******************** Bit definition for ADC_DR register ********************/
1648 #define ADC_DR_DATA ((uint32_t)0x0000FFFF) /*!<Regular data */
1649 #define ADC_DR_ADC2DATA ((uint32_t)0xFFFF0000) /*!<ADC2 data */
1650
1651 /******************* Bit definition for ADC_CSR register ********************/
1652 #define ADC_CSR_AWD1 ((uint32_t)0x00000001) /*!<ADC1 Analog watchdog flag */
1653 #define ADC_CSR_EOC1 ((uint32_t)0x00000002) /*!<ADC1 End of conversion */
1654 #define ADC_CSR_JEOC1 ((uint32_t)0x00000004) /*!<ADC1 Injected channel end of conversion */
1655 #define ADC_CSR_JSTRT1 ((uint32_t)0x00000008) /*!<ADC1 Injected channel Start flag */
1656 #define ADC_CSR_STRT1 ((uint32_t)0x00000010) /*!<ADC1 Regular channel Start flag */
1657 #define ADC_CSR_DOVR1 ((uint32_t)0x00000020) /*!<ADC1 DMA overrun flag */
1658 #define ADC_CSR_AWD2 ((uint32_t)0x00000100) /*!<ADC2 Analog watchdog flag */
1659 #define ADC_CSR_EOC2 ((uint32_t)0x00000200) /*!<ADC2 End of conversion */
1660 #define ADC_CSR_JEOC2 ((uint32_t)0x00000400) /*!<ADC2 Injected channel end of conversion */
1661 #define ADC_CSR_JSTRT2 ((uint32_t)0x00000800) /*!<ADC2 Injected channel Start flag */
1662 #define ADC_CSR_STRT2 ((uint32_t)0x00001000) /*!<ADC2 Regular channel Start flag */
1663 #define ADC_CSR_DOVR2 ((uint32_t)0x00002000) /*!<ADC2 DMA overrun flag */
1664 #define ADC_CSR_AWD3 ((uint32_t)0x00010000) /*!<ADC3 Analog watchdog flag */
1665 #define ADC_CSR_EOC3 ((uint32_t)0x00020000) /*!<ADC3 End of conversion */
1666 #define ADC_CSR_JEOC3 ((uint32_t)0x00040000) /*!<ADC3 Injected channel end of conversion */
1667 #define ADC_CSR_JSTRT3 ((uint32_t)0x00080000) /*!<ADC3 Injected channel Start flag */
1668 #define ADC_CSR_STRT3 ((uint32_t)0x00100000) /*!<ADC3 Regular channel Start flag */
1669 #define ADC_CSR_DOVR3 ((uint32_t)0x00200000) /*!<ADC3 DMA overrun flag */
1670
1671 /******************* Bit definition for ADC_CCR register ********************/
1672 #define ADC_CCR_MULTI ((uint32_t)0x0000001F) /*!<MULTI[4:0] bits (Multi-ADC mode selection) */
1673 #define ADC_CCR_MULTI_0 ((uint32_t)0x00000001) /*!<Bit 0 */
1674 #define ADC_CCR_MULTI_1 ((uint32_t)0x00000002) /*!<Bit 1 */
1675 #define ADC_CCR_MULTI_2 ((uint32_t)0x00000004) /*!<Bit 2 */
1676 #define ADC_CCR_MULTI_3 ((uint32_t)0x00000008) /*!<Bit 3 */
1677 #define ADC_CCR_MULTI_4 ((uint32_t)0x00000010) /*!<Bit 4 */
1678 #define ADC_CCR_DELAY ((uint32_t)0x00000F00) /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */
1679 #define ADC_CCR_DELAY_0 ((uint32_t)0x00000100) /*!<Bit 0 */
1680 #define ADC_CCR_DELAY_1 ((uint32_t)0x00000200) /*!<Bit 1 */
1681 #define ADC_CCR_DELAY_2 ((uint32_t)0x00000400) /*!<Bit 2 */
1682 #define ADC_CCR_DELAY_3 ((uint32_t)0x00000800) /*!<Bit 3 */
1683 #define ADC_CCR_DDS ((uint32_t)0x00002000) /*!<DMA disable selection (Multi-ADC mode) */
1684 #define ADC_CCR_DMA ((uint32_t)0x0000C000) /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */
1685 #define ADC_CCR_DMA_0 ((uint32_t)0x00004000) /*!<Bit 0 */
1686 #define ADC_CCR_DMA_1 ((uint32_t)0x00008000) /*!<Bit 1 */
1687 #define ADC_CCR_ADCPRE ((uint32_t)0x00030000) /*!<ADCPRE[1:0] bits (ADC prescaler) */
1688 #define ADC_CCR_ADCPRE_0 ((uint32_t)0x00010000) /*!<Bit 0 */
1689 #define ADC_CCR_ADCPRE_1 ((uint32_t)0x00020000) /*!<Bit 1 */
1690 #define ADC_CCR_VBATE ((uint32_t)0x00400000) /*!<VBAT Enable */
1691 #define ADC_CCR_TSVREFE ((uint32_t)0x00800000) /*!<Temperature Sensor and VREFINT Enable */
1692
1693 /******************* Bit definition for ADC_CDR register ********************/
1694 #define ADC_CDR_DATA1 ((uint32_t)0x0000FFFF) /*!<1st data of a pair of regular conversions */
1695 #define ADC_CDR_DATA2 ((uint32_t)0xFFFF0000) /*!<2nd data of a pair of regular conversions */
1696
1697 /******************************************************************************/
1698 /* */
1699 /* Controller Area Network */
1700 /* */
1701 /******************************************************************************/
1702 /*!<CAN control and status registers */
1703 /******************* Bit definition for CAN_MCR register ********************/
1704 #define CAN_MCR_INRQ ((uint32_t)0x00000001) /*!<Initialization Request */
1705 #define CAN_MCR_SLEEP ((uint32_t)0x00000002) /*!<Sleep Mode Request */
1706 #define CAN_MCR_TXFP ((uint32_t)0x00000004) /*!<Transmit FIFO Priority */
1707 #define CAN_MCR_RFLM ((uint32_t)0x00000008) /*!<Receive FIFO Locked Mode */
1708 #define CAN_MCR_NART ((uint32_t)0x00000010) /*!<No Automatic Retransmission */
1709 #define CAN_MCR_AWUM ((uint32_t)0x00000020) /*!<Automatic Wakeup Mode */
1710 #define CAN_MCR_ABOM ((uint32_t)0x00000040) /*!<Automatic Bus-Off Management */
1711 #define CAN_MCR_TTCM ((uint32_t)0x00000080) /*!<Time Triggered Communication Mode */
1712 #define CAN_MCR_RESET ((uint32_t)0x00008000) /*!<bxCAN software master reset */
1713 #define CAN_MCR_DBF ((uint32_t)0x00010000) /*!<bxCAN Debug freeze */
1714 /******************* Bit definition for CAN_MSR register ********************/
1715 #define CAN_MSR_INAK ((uint32_t)0x0001) /*!<Initialization Acknowledge */
1716 #define CAN_MSR_SLAK ((uint32_t)0x0002) /*!<Sleep Acknowledge */
1717 #define CAN_MSR_ERRI ((uint32_t)0x0004) /*!<Error Interrupt */
1718 #define CAN_MSR_WKUI ((uint32_t)0x0008) /*!<Wakeup Interrupt */
1719 #define CAN_MSR_SLAKI ((uint32_t)0x0010) /*!<Sleep Acknowledge Interrupt */
1720 #define CAN_MSR_TXM ((uint32_t)0x0100) /*!<Transmit Mode */
1721 #define CAN_MSR_RXM ((uint32_t)0x0200) /*!<Receive Mode */
1722 #define CAN_MSR_SAMP ((uint32_t)0x0400) /*!<Last Sample Point */
1723 #define CAN_MSR_RX ((uint32_t)0x0800) /*!<CAN Rx Signal */
1724
1725 /******************* Bit definition for CAN_TSR register ********************/
1726 #define CAN_TSR_RQCP0 ((uint32_t)0x00000001) /*!<Request Completed Mailbox0 */
1727 #define CAN_TSR_TXOK0 ((uint32_t)0x00000002) /*!<Transmission OK of Mailbox0 */
1728 #define CAN_TSR_ALST0 ((uint32_t)0x00000004) /*!<Arbitration Lost for Mailbox0 */
1729 #define CAN_TSR_TERR0 ((uint32_t)0x00000008) /*!<Transmission Error of Mailbox0 */
1730 #define CAN_TSR_ABRQ0 ((uint32_t)0x00000080) /*!<Abort Request for Mailbox0 */
1731 #define CAN_TSR_RQCP1 ((uint32_t)0x00000100) /*!<Request Completed Mailbox1 */
1732 #define CAN_TSR_TXOK1 ((uint32_t)0x00000200) /*!<Transmission OK of Mailbox1 */
1733 #define CAN_TSR_ALST1 ((uint32_t)0x00000400) /*!<Arbitration Lost for Mailbox1 */
1734 #define CAN_TSR_TERR1 ((uint32_t)0x00000800) /*!<Transmission Error of Mailbox1 */
1735 #define CAN_TSR_ABRQ1 ((uint32_t)0x00008000) /*!<Abort Request for Mailbox 1 */
1736 #define CAN_TSR_RQCP2 ((uint32_t)0x00010000) /*!<Request Completed Mailbox2 */
1737 #define CAN_TSR_TXOK2 ((uint32_t)0x00020000) /*!<Transmission OK of Mailbox 2 */
1738 #define CAN_TSR_ALST2 ((uint32_t)0x00040000) /*!<Arbitration Lost for mailbox 2 */
1739 #define CAN_TSR_TERR2 ((uint32_t)0x00080000) /*!<Transmission Error of Mailbox 2 */
1740 #define CAN_TSR_ABRQ2 ((uint32_t)0x00800000) /*!<Abort Request for Mailbox 2 */
1741 #define CAN_TSR_CODE ((uint32_t)0x03000000) /*!<Mailbox Code */
1742
1743 #define CAN_TSR_TME ((uint32_t)0x1C000000) /*!<TME[2:0] bits */
1744 #define CAN_TSR_TME0 ((uint32_t)0x04000000) /*!<Transmit Mailbox 0 Empty */
1745 #define CAN_TSR_TME1 ((uint32_t)0x08000000) /*!<Transmit Mailbox 1 Empty */
1746 #define CAN_TSR_TME2 ((uint32_t)0x10000000) /*!<Transmit Mailbox 2 Empty */
1747
1748 #define CAN_TSR_LOW ((uint32_t)0xE0000000) /*!<LOW[2:0] bits */
1749 #define CAN_TSR_LOW0 ((uint32_t)0x20000000) /*!<Lowest Priority Flag for Mailbox 0 */
1750 #define CAN_TSR_LOW1 ((uint32_t)0x40000000) /*!<Lowest Priority Flag for Mailbox 1 */
1751 #define CAN_TSR_LOW2 ((uint32_t)0x80000000) /*!<Lowest Priority Flag for Mailbox 2 */
1752
1753 /******************* Bit definition for CAN_RF0R register *******************/
1754 #define CAN_RF0R_FMP0 ((uint32_t)0x03) /*!<FIFO 0 Message Pending */
1755 #define CAN_RF0R_FULL0 ((uint32_t)0x08) /*!<FIFO 0 Full */
1756 #define CAN_RF0R_FOVR0 ((uint32_t)0x10) /*!<FIFO 0 Overrun */
1757 #define CAN_RF0R_RFOM0 ((uint32_t)0x20) /*!<Release FIFO 0 Output Mailbox */
1758
1759 /******************* Bit definition for CAN_RF1R register *******************/
1760 #define CAN_RF1R_FMP1 ((uint32_t)0x03) /*!<FIFO 1 Message Pending */
1761 #define CAN_RF1R_FULL1 ((uint32_t)0x08) /*!<FIFO 1 Full */
1762 #define CAN_RF1R_FOVR1 ((uint32_t)0x10) /*!<FIFO 1 Overrun */
1763 #define CAN_RF1R_RFOM1 ((uint32_t)0x20) /*!<Release FIFO 1 Output Mailbox */
1764
1765 /******************** Bit definition for CAN_IER register *******************/
1766 #define CAN_IER_TMEIE ((uint32_t)0x00000001) /*!<Transmit Mailbox Empty Interrupt Enable */
1767 #define CAN_IER_FMPIE0 ((uint32_t)0x00000002) /*!<FIFO Message Pending Interrupt Enable */
1768 #define CAN_IER_FFIE0 ((uint32_t)0x00000004) /*!<FIFO Full Interrupt Enable */
1769 #define CAN_IER_FOVIE0 ((uint32_t)0x00000008) /*!<FIFO Overrun Interrupt Enable */
1770 #define CAN_IER_FMPIE1 ((uint32_t)0x00000010) /*!<FIFO Message Pending Interrupt Enable */
1771 #define CAN_IER_FFIE1 ((uint32_t)0x00000020) /*!<FIFO Full Interrupt Enable */
1772 #define CAN_IER_FOVIE1 ((uint32_t)0x00000040) /*!<FIFO Overrun Interrupt Enable */
1773 #define CAN_IER_EWGIE ((uint32_t)0x00000100) /*!<Error Warning Interrupt Enable */
1774 #define CAN_IER_EPVIE ((uint32_t)0x00000200) /*!<Error Passive Interrupt Enable */
1775 #define CAN_IER_BOFIE ((uint32_t)0x00000400) /*!<Bus-Off Interrupt Enable */
1776 #define CAN_IER_LECIE ((uint32_t)0x00000800) /*!<Last Error Code Interrupt Enable */
1777 #define CAN_IER_ERRIE ((uint32_t)0x00008000) /*!<Error Interrupt Enable */
1778 #define CAN_IER_WKUIE ((uint32_t)0x00010000) /*!<Wakeup Interrupt Enable */
1779 #define CAN_IER_SLKIE ((uint32_t)0x00020000) /*!<Sleep Interrupt Enable */
1780 #define CAN_IER_EWGIE ((uint32_t)0x00000100) /*!<Error warning interrupt enable */
1781 #define CAN_IER_EPVIE ((uint32_t)0x00000200) /*!<Error passive interrupt enable */
1782 #define CAN_IER_BOFIE ((uint32_t)0x00000400) /*!<Bus-off interrupt enable */
1783 #define CAN_IER_LECIE ((uint32_t)0x00000800) /*!<Last error code interrupt enable */
1784 #define CAN_IER_ERRIE ((uint32_t)0x00008000) /*!<Error interrupt enable */
1785
1786
1787 /******************** Bit definition for CAN_ESR register *******************/
1788 #define CAN_ESR_EWGF ((uint32_t)0x00000001) /*!<Error Warning Flag */
1789 #define CAN_ESR_EPVF ((uint32_t)0x00000002) /*!<Error Passive Flag */
1790 #define CAN_ESR_BOFF ((uint32_t)0x00000004) /*!<Bus-Off Flag */
1791
1792 #define CAN_ESR_LEC ((uint32_t)0x00000070) /*!<LEC[2:0] bits (Last Error Code) */
1793 #define CAN_ESR_LEC_0 ((uint32_t)0x00000010) /*!<Bit 0 */
1794 #define CAN_ESR_LEC_1 ((uint32_t)0x00000020) /*!<Bit 1 */
1795 #define CAN_ESR_LEC_2 ((uint32_t)0x00000040) /*!<Bit 2 */
1796
1797 #define CAN_ESR_TEC ((uint32_t)0x00FF0000) /*!<Least significant byte of the 9-bit Transmit Error Counter */
1798 #define CAN_ESR_REC ((uint32_t)0xFF000000) /*!<Receive Error Counter */
1799
1800 /******************* Bit definition for CAN_BTR register ********************/
1801 #define CAN_BTR_BRP ((uint32_t)0x000003FF) /*!<Baud Rate Prescaler */
1802 #define CAN_BTR_TS1 ((uint32_t)0x000F0000) /*!<Time Segment 1 */
1803 #define CAN_BTR_TS1_0 ((uint32_t)0x00010000) /*!<Bit 0 */
1804 #define CAN_BTR_TS1_1 ((uint32_t)0x00020000) /*!<Bit 1 */
1805 #define CAN_BTR_TS1_2 ((uint32_t)0x00040000) /*!<Bit 2 */
1806 #define CAN_BTR_TS1_3 ((uint32_t)0x00080000) /*!<Bit 3 */
1807 #define CAN_BTR_TS2 ((uint32_t)0x00700000) /*!<Time Segment 2 */
1808 #define CAN_BTR_TS2_0 ((uint32_t)0x00100000) /*!<Bit 0 */
1809 #define CAN_BTR_TS2_1 ((uint32_t)0x00200000) /*!<Bit 1 */
1810 #define CAN_BTR_TS2_2 ((uint32_t)0x00400000) /*!<Bit 2 */
1811 #define CAN_BTR_SJW ((uint32_t)0x03000000) /*!<Resynchronization Jump Width */
1812 #define CAN_BTR_SJW_0 ((uint32_t)0x01000000) /*!<Bit 0 */
1813 #define CAN_BTR_SJW_1 ((uint32_t)0x02000000) /*!<Bit 1 */
1814 #define CAN_BTR_LBKM ((uint32_t)0x40000000) /*!<Loop Back Mode (Debug) */
1815 #define CAN_BTR_SILM ((uint32_t)0x80000000) /*!<Silent Mode */
1816
1817
1818 /*!<Mailbox registers */
1819 /****************** Bit definition for CAN_TI0R register ********************/
1820 #define CAN_TI0R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
1821 #define CAN_TI0R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
1822 #define CAN_TI0R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
1823 #define CAN_TI0R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
1824 #define CAN_TI0R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
1825
1826 /****************** Bit definition for CAN_TDT0R register *******************/
1827 #define CAN_TDT0R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
1828 #define CAN_TDT0R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
1829 #define CAN_TDT0R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
1830
1831 /****************** Bit definition for CAN_TDL0R register *******************/
1832 #define CAN_TDL0R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
1833 #define CAN_TDL0R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
1834 #define CAN_TDL0R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
1835 #define CAN_TDL0R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
1836
1837 /****************** Bit definition for CAN_TDH0R register *******************/
1838 #define CAN_TDH0R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
1839 #define CAN_TDH0R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
1840 #define CAN_TDH0R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
1841 #define CAN_TDH0R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
1842
1843 /******************* Bit definition for CAN_TI1R register *******************/
1844 #define CAN_TI1R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
1845 #define CAN_TI1R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
1846 #define CAN_TI1R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
1847 #define CAN_TI1R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
1848 #define CAN_TI1R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
1849
1850 /******************* Bit definition for CAN_TDT1R register ******************/
1851 #define CAN_TDT1R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
1852 #define CAN_TDT1R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
1853 #define CAN_TDT1R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
1854
1855 /******************* Bit definition for CAN_TDL1R register ******************/
1856 #define CAN_TDL1R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
1857 #define CAN_TDL1R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
1858 #define CAN_TDL1R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
1859 #define CAN_TDL1R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
1860
1861 /******************* Bit definition for CAN_TDH1R register ******************/
1862 #define CAN_TDH1R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
1863 #define CAN_TDH1R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
1864 #define CAN_TDH1R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
1865 #define CAN_TDH1R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
1866
1867 /******************* Bit definition for CAN_TI2R register *******************/
1868 #define CAN_TI2R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
1869 #define CAN_TI2R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
1870 #define CAN_TI2R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
1871 #define CAN_TI2R_EXID ((uint32_t)0x001FFFF8) /*!<Extended identifier */
1872 #define CAN_TI2R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
1873
1874 /******************* Bit definition for CAN_TDT2R register ******************/
1875 #define CAN_TDT2R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
1876 #define CAN_TDT2R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
1877 #define CAN_TDT2R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
1878
1879 /******************* Bit definition for CAN_TDL2R register ******************/
1880 #define CAN_TDL2R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
1881 #define CAN_TDL2R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
1882 #define CAN_TDL2R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
1883 #define CAN_TDL2R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
1884
1885 /******************* Bit definition for CAN_TDH2R register ******************/
1886 #define CAN_TDH2R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
1887 #define CAN_TDH2R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
1888 #define CAN_TDH2R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
1889 #define CAN_TDH2R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
1890
1891 /******************* Bit definition for CAN_RI0R register *******************/
1892 #define CAN_RI0R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
1893 #define CAN_RI0R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
1894 #define CAN_RI0R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
1895 #define CAN_RI0R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
1896
1897 /******************* Bit definition for CAN_RDT0R register ******************/
1898 #define CAN_RDT0R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
1899 #define CAN_RDT0R_FMI ((uint32_t)0x0000FF00) /*!<Filter Match Index */
1900 #define CAN_RDT0R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
1901
1902 /******************* Bit definition for CAN_RDL0R register ******************/
1903 #define CAN_RDL0R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
1904 #define CAN_RDL0R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
1905 #define CAN_RDL0R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
1906 #define CAN_RDL0R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
1907
1908 /******************* Bit definition for CAN_RDH0R register ******************/
1909 #define CAN_RDH0R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
1910 #define CAN_RDH0R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
1911 #define CAN_RDH0R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
1912 #define CAN_RDH0R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
1913
1914 /******************* Bit definition for CAN_RI1R register *******************/
1915 #define CAN_RI1R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
1916 #define CAN_RI1R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
1917 #define CAN_RI1R_EXID ((uint32_t)0x001FFFF8) /*!<Extended identifier */
1918 #define CAN_RI1R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
1919
1920 /******************* Bit definition for CAN_RDT1R register ******************/
1921 #define CAN_RDT1R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
1922 #define CAN_RDT1R_FMI ((uint32_t)0x0000FF00) /*!<Filter Match Index */
1923 #define CAN_RDT1R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
1924
1925 /******************* Bit definition for CAN_RDL1R register ******************/
1926 #define CAN_RDL1R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
1927 #define CAN_RDL1R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
1928 #define CAN_RDL1R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
1929 #define CAN_RDL1R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
1930
1931 /******************* Bit definition for CAN_RDH1R register ******************/
1932 #define CAN_RDH1R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
1933 #define CAN_RDH1R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
1934 #define CAN_RDH1R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
1935 #define CAN_RDH1R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
1936
1937 /*!<CAN filter registers */
1938 /******************* Bit definition for CAN_FMR register ********************/
1939 #define CAN_FMR_FINIT ((uint32_t)0x01) /*!<Filter Init Mode */
1940 #define CAN_FMR_CAN2SB ((uint32_t)0x00003F00) /*!<CAN2 start bank */
1941
1942 /******************* Bit definition for CAN_FM1R register *******************/
1943 #define CAN_FM1R_FBM ((uint32_t)0x3FFF) /*!<Filter Mode */
1944 #define CAN_FM1R_FBM0 ((uint32_t)0x0001) /*!<Filter Init Mode bit 0 */
1945 #define CAN_FM1R_FBM1 ((uint32_t)0x0002) /*!<Filter Init Mode bit 1 */
1946 #define CAN_FM1R_FBM2 ((uint32_t)0x0004) /*!<Filter Init Mode bit 2 */
1947 #define CAN_FM1R_FBM3 ((uint32_t)0x0008) /*!<Filter Init Mode bit 3 */
1948 #define CAN_FM1R_FBM4 ((uint32_t)0x0010) /*!<Filter Init Mode bit 4 */
1949 #define CAN_FM1R_FBM5 ((uint32_t)0x0020) /*!<Filter Init Mode bit 5 */
1950 #define CAN_FM1R_FBM6 ((uint32_t)0x0040) /*!<Filter Init Mode bit 6 */
1951 #define CAN_FM1R_FBM7 ((uint32_t)0x0080) /*!<Filter Init Mode bit 7 */
1952 #define CAN_FM1R_FBM8 ((uint32_t)0x0100) /*!<Filter Init Mode bit 8 */
1953 #define CAN_FM1R_FBM9 ((uint32_t)0x0200) /*!<Filter Init Mode bit 9 */
1954 #define CAN_FM1R_FBM10 ((uint32_t)0x0400) /*!<Filter Init Mode bit 10 */
1955 #define CAN_FM1R_FBM11 ((uint32_t)0x0800) /*!<Filter Init Mode bit 11 */
1956 #define CAN_FM1R_FBM12 ((uint32_t)0x1000) /*!<Filter Init Mode bit 12 */
1957 #define CAN_FM1R_FBM13 ((uint32_t)0x2000) /*!<Filter Init Mode bit 13 */
1958
1959 /******************* Bit definition for CAN_FS1R register *******************/
1960 #define CAN_FS1R_FSC ((uint32_t)0x3FFF) /*!<Filter Scale Configuration */
1961 #define CAN_FS1R_FSC0 ((uint32_t)0x0001) /*!<Filter Scale Configuration bit 0 */
1962 #define CAN_FS1R_FSC1 ((uint32_t)0x0002) /*!<Filter Scale Configuration bit 1 */
1963 #define CAN_FS1R_FSC2 ((uint32_t)0x0004) /*!<Filter Scale Configuration bit 2 */
1964 #define CAN_FS1R_FSC3 ((uint32_t)0x0008) /*!<Filter Scale Configuration bit 3 */
1965 #define CAN_FS1R_FSC4 ((uint32_t)0x0010) /*!<Filter Scale Configuration bit 4 */
1966 #define CAN_FS1R_FSC5 ((uint32_t)0x0020) /*!<Filter Scale Configuration bit 5 */
1967 #define CAN_FS1R_FSC6 ((uint32_t)0x0040) /*!<Filter Scale Configuration bit 6 */
1968 #define CAN_FS1R_FSC7 ((uint32_t)0x0080) /*!<Filter Scale Configuration bit 7 */
1969 #define CAN_FS1R_FSC8 ((uint32_t)0x0100) /*!<Filter Scale Configuration bit 8 */
1970 #define CAN_FS1R_FSC9 ((uint32_t)0x0200) /*!<Filter Scale Configuration bit 9 */
1971 #define CAN_FS1R_FSC10 ((uint32_t)0x0400) /*!<Filter Scale Configuration bit 10 */
1972 #define CAN_FS1R_FSC11 ((uint32_t)0x0800) /*!<Filter Scale Configuration bit 11 */
1973 #define CAN_FS1R_FSC12 ((uint32_t)0x1000) /*!<Filter Scale Configuration bit 12 */
1974 #define CAN_FS1R_FSC13 ((uint32_t)0x2000) /*!<Filter Scale Configuration bit 13 */
1975
1976 /****************** Bit definition for CAN_FFA1R register *******************/
1977 #define CAN_FFA1R_FFA ((uint32_t)0x3FFF) /*!<Filter FIFO Assignment */
1978 #define CAN_FFA1R_FFA0 ((uint32_t)0x0001) /*!<Filter FIFO Assignment for Filter 0 */
1979 #define CAN_FFA1R_FFA1 ((uint32_t)0x0002) /*!<Filter FIFO Assignment for Filter 1 */
1980 #define CAN_FFA1R_FFA2 ((uint32_t)0x0004) /*!<Filter FIFO Assignment for Filter 2 */
1981 #define CAN_FFA1R_FFA3 ((uint32_t)0x0008) /*!<Filter FIFO Assignment for Filter 3 */
1982 #define CAN_FFA1R_FFA4 ((uint32_t)0x0010) /*!<Filter FIFO Assignment for Filter 4 */
1983 #define CAN_FFA1R_FFA5 ((uint32_t)0x0020) /*!<Filter FIFO Assignment for Filter 5 */
1984 #define CAN_FFA1R_FFA6 ((uint32_t)0x0040) /*!<Filter FIFO Assignment for Filter 6 */
1985 #define CAN_FFA1R_FFA7 ((uint32_t)0x0080) /*!<Filter FIFO Assignment for Filter 7 */
1986 #define CAN_FFA1R_FFA8 ((uint32_t)0x0100) /*!<Filter FIFO Assignment for Filter 8 */
1987 #define CAN_FFA1R_FFA9 ((uint32_t)0x0200) /*!<Filter FIFO Assignment for Filter 9 */
1988 #define CAN_FFA1R_FFA10 ((uint32_t)0x0400) /*!<Filter FIFO Assignment for Filter 10 */
1989 #define CAN_FFA1R_FFA11 ((uint32_t)0x0800) /*!<Filter FIFO Assignment for Filter 11 */
1990 #define CAN_FFA1R_FFA12 ((uint32_t)0x1000) /*!<Filter FIFO Assignment for Filter 12 */
1991 #define CAN_FFA1R_FFA13 ((uint32_t)0x2000) /*!<Filter FIFO Assignment for Filter 13 */
1992
1993 /******************* Bit definition for CAN_FA1R register *******************/
1994 #define CAN_FA1R_FACT ((uint32_t)0x3FFF) /*!<Filter Active */
1995 #define CAN_FA1R_FACT0 ((uint32_t)0x0001) /*!<Filter 0 Active */
1996 #define CAN_FA1R_FACT1 ((uint32_t)0x0002) /*!<Filter 1 Active */
1997 #define CAN_FA1R_FACT2 ((uint32_t)0x0004) /*!<Filter 2 Active */
1998 #define CAN_FA1R_FACT3 ((uint32_t)0x0008) /*!<Filter 3 Active */
1999 #define CAN_FA1R_FACT4 ((uint32_t)0x0010) /*!<Filter 4 Active */
2000 #define CAN_FA1R_FACT5 ((uint32_t)0x0020) /*!<Filter 5 Active */
2001 #define CAN_FA1R_FACT6 ((uint32_t)0x0040) /*!<Filter 6 Active */
2002 #define CAN_FA1R_FACT7 ((uint32_t)0x0080) /*!<Filter 7 Active */
2003 #define CAN_FA1R_FACT8 ((uint32_t)0x0100) /*!<Filter 8 Active */
2004 #define CAN_FA1R_FACT9 ((uint32_t)0x0200) /*!<Filter 9 Active */
2005 #define CAN_FA1R_FACT10 ((uint32_t)0x0400) /*!<Filter 10 Active */
2006 #define CAN_FA1R_FACT11 ((uint32_t)0x0800) /*!<Filter 11 Active */
2007 #define CAN_FA1R_FACT12 ((uint32_t)0x1000) /*!<Filter 12 Active */
2008 #define CAN_FA1R_FACT13 ((uint32_t)0x2000) /*!<Filter 13 Active */
2009
2010 /******************* Bit definition for CAN_F0R1 register *******************/
2011 #define CAN_F0R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2012 #define CAN_F0R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2013 #define CAN_F0R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2014 #define CAN_F0R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2015 #define CAN_F0R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2016 #define CAN_F0R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2017 #define CAN_F0R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2018 #define CAN_F0R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2019 #define CAN_F0R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2020 #define CAN_F0R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2021 #define CAN_F0R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2022 #define CAN_F0R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2023 #define CAN_F0R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2024 #define CAN_F0R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2025 #define CAN_F0R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2026 #define CAN_F0R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2027 #define CAN_F0R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2028 #define CAN_F0R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2029 #define CAN_F0R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2030 #define CAN_F0R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2031 #define CAN_F0R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2032 #define CAN_F0R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2033 #define CAN_F0R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2034 #define CAN_F0R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2035 #define CAN_F0R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2036 #define CAN_F0R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2037 #define CAN_F0R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2038 #define CAN_F0R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2039 #define CAN_F0R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2040 #define CAN_F0R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2041 #define CAN_F0R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2042 #define CAN_F0R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2043
2044 /******************* Bit definition for CAN_F1R1 register *******************/
2045 #define CAN_F1R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2046 #define CAN_F1R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2047 #define CAN_F1R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2048 #define CAN_F1R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2049 #define CAN_F1R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2050 #define CAN_F1R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2051 #define CAN_F1R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2052 #define CAN_F1R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2053 #define CAN_F1R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2054 #define CAN_F1R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2055 #define CAN_F1R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2056 #define CAN_F1R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2057 #define CAN_F1R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2058 #define CAN_F1R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2059 #define CAN_F1R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2060 #define CAN_F1R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2061 #define CAN_F1R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2062 #define CAN_F1R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2063 #define CAN_F1R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2064 #define CAN_F1R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2065 #define CAN_F1R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2066 #define CAN_F1R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2067 #define CAN_F1R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2068 #define CAN_F1R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2069 #define CAN_F1R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2070 #define CAN_F1R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2071 #define CAN_F1R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2072 #define CAN_F1R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2073 #define CAN_F1R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2074 #define CAN_F1R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2075 #define CAN_F1R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2076 #define CAN_F1R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2077
2078 /******************* Bit definition for CAN_F2R1 register *******************/
2079 #define CAN_F2R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2080 #define CAN_F2R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2081 #define CAN_F2R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2082 #define CAN_F2R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2083 #define CAN_F2R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2084 #define CAN_F2R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2085 #define CAN_F2R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2086 #define CAN_F2R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2087 #define CAN_F2R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2088 #define CAN_F2R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2089 #define CAN_F2R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2090 #define CAN_F2R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2091 #define CAN_F2R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2092 #define CAN_F2R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2093 #define CAN_F2R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2094 #define CAN_F2R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2095 #define CAN_F2R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2096 #define CAN_F2R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2097 #define CAN_F2R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2098 #define CAN_F2R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2099 #define CAN_F2R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2100 #define CAN_F2R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2101 #define CAN_F2R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2102 #define CAN_F2R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2103 #define CAN_F2R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2104 #define CAN_F2R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2105 #define CAN_F2R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2106 #define CAN_F2R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2107 #define CAN_F2R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2108 #define CAN_F2R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2109 #define CAN_F2R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2110 #define CAN_F2R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2111
2112 /******************* Bit definition for CAN_F3R1 register *******************/
2113 #define CAN_F3R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2114 #define CAN_F3R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2115 #define CAN_F3R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2116 #define CAN_F3R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2117 #define CAN_F3R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2118 #define CAN_F3R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2119 #define CAN_F3R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2120 #define CAN_F3R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2121 #define CAN_F3R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2122 #define CAN_F3R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2123 #define CAN_F3R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2124 #define CAN_F3R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2125 #define CAN_F3R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2126 #define CAN_F3R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2127 #define CAN_F3R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2128 #define CAN_F3R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2129 #define CAN_F3R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2130 #define CAN_F3R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2131 #define CAN_F3R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2132 #define CAN_F3R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2133 #define CAN_F3R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2134 #define CAN_F3R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2135 #define CAN_F3R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2136 #define CAN_F3R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2137 #define CAN_F3R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2138 #define CAN_F3R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2139 #define CAN_F3R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2140 #define CAN_F3R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2141 #define CAN_F3R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2142 #define CAN_F3R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2143 #define CAN_F3R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2144 #define CAN_F3R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2145
2146 /******************* Bit definition for CAN_F4R1 register *******************/
2147 #define CAN_F4R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2148 #define CAN_F4R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2149 #define CAN_F4R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2150 #define CAN_F4R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2151 #define CAN_F4R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2152 #define CAN_F4R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2153 #define CAN_F4R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2154 #define CAN_F4R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2155 #define CAN_F4R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2156 #define CAN_F4R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2157 #define CAN_F4R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2158 #define CAN_F4R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2159 #define CAN_F4R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2160 #define CAN_F4R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2161 #define CAN_F4R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2162 #define CAN_F4R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2163 #define CAN_F4R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2164 #define CAN_F4R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2165 #define CAN_F4R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2166 #define CAN_F4R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2167 #define CAN_F4R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2168 #define CAN_F4R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2169 #define CAN_F4R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2170 #define CAN_F4R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2171 #define CAN_F4R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2172 #define CAN_F4R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2173 #define CAN_F4R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2174 #define CAN_F4R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2175 #define CAN_F4R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2176 #define CAN_F4R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2177 #define CAN_F4R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2178 #define CAN_F4R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2179
2180 /******************* Bit definition for CAN_F5R1 register *******************/
2181 #define CAN_F5R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2182 #define CAN_F5R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2183 #define CAN_F5R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2184 #define CAN_F5R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2185 #define CAN_F5R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2186 #define CAN_F5R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2187 #define CAN_F5R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2188 #define CAN_F5R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2189 #define CAN_F5R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2190 #define CAN_F5R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2191 #define CAN_F5R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2192 #define CAN_F5R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2193 #define CAN_F5R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2194 #define CAN_F5R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2195 #define CAN_F5R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2196 #define CAN_F5R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2197 #define CAN_F5R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2198 #define CAN_F5R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2199 #define CAN_F5R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2200 #define CAN_F5R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2201 #define CAN_F5R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2202 #define CAN_F5R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2203 #define CAN_F5R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2204 #define CAN_F5R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2205 #define CAN_F5R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2206 #define CAN_F5R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2207 #define CAN_F5R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2208 #define CAN_F5R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2209 #define CAN_F5R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2210 #define CAN_F5R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2211 #define CAN_F5R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2212 #define CAN_F5R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2213
2214 /******************* Bit definition for CAN_F6R1 register *******************/
2215 #define CAN_F6R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2216 #define CAN_F6R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2217 #define CAN_F6R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2218 #define CAN_F6R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2219 #define CAN_F6R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2220 #define CAN_F6R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2221 #define CAN_F6R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2222 #define CAN_F6R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2223 #define CAN_F6R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2224 #define CAN_F6R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2225 #define CAN_F6R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2226 #define CAN_F6R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2227 #define CAN_F6R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2228 #define CAN_F6R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2229 #define CAN_F6R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2230 #define CAN_F6R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2231 #define CAN_F6R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2232 #define CAN_F6R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2233 #define CAN_F6R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2234 #define CAN_F6R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2235 #define CAN_F6R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2236 #define CAN_F6R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2237 #define CAN_F6R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2238 #define CAN_F6R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2239 #define CAN_F6R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2240 #define CAN_F6R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2241 #define CAN_F6R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2242 #define CAN_F6R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2243 #define CAN_F6R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2244 #define CAN_F6R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2245 #define CAN_F6R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2246 #define CAN_F6R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2247
2248 /******************* Bit definition for CAN_F7R1 register *******************/
2249 #define CAN_F7R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2250 #define CAN_F7R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2251 #define CAN_F7R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2252 #define CAN_F7R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2253 #define CAN_F7R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2254 #define CAN_F7R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2255 #define CAN_F7R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2256 #define CAN_F7R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2257 #define CAN_F7R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2258 #define CAN_F7R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2259 #define CAN_F7R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2260 #define CAN_F7R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2261 #define CAN_F7R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2262 #define CAN_F7R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2263 #define CAN_F7R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2264 #define CAN_F7R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2265 #define CAN_F7R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2266 #define CAN_F7R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2267 #define CAN_F7R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2268 #define CAN_F7R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2269 #define CAN_F7R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2270 #define CAN_F7R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2271 #define CAN_F7R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2272 #define CAN_F7R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2273 #define CAN_F7R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2274 #define CAN_F7R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2275 #define CAN_F7R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2276 #define CAN_F7R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2277 #define CAN_F7R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2278 #define CAN_F7R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2279 #define CAN_F7R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2280 #define CAN_F7R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2281
2282 /******************* Bit definition for CAN_F8R1 register *******************/
2283 #define CAN_F8R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2284 #define CAN_F8R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2285 #define CAN_F8R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2286 #define CAN_F8R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2287 #define CAN_F8R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2288 #define CAN_F8R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2289 #define CAN_F8R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2290 #define CAN_F8R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2291 #define CAN_F8R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2292 #define CAN_F8R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2293 #define CAN_F8R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2294 #define CAN_F8R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2295 #define CAN_F8R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2296 #define CAN_F8R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2297 #define CAN_F8R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2298 #define CAN_F8R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2299 #define CAN_F8R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2300 #define CAN_F8R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2301 #define CAN_F8R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2302 #define CAN_F8R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2303 #define CAN_F8R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2304 #define CAN_F8R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2305 #define CAN_F8R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2306 #define CAN_F8R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2307 #define CAN_F8R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2308 #define CAN_F8R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2309 #define CAN_F8R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2310 #define CAN_F8R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2311 #define CAN_F8R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2312 #define CAN_F8R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2313 #define CAN_F8R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2314 #define CAN_F8R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2315
2316 /******************* Bit definition for CAN_F9R1 register *******************/
2317 #define CAN_F9R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2318 #define CAN_F9R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2319 #define CAN_F9R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2320 #define CAN_F9R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2321 #define CAN_F9R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2322 #define CAN_F9R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2323 #define CAN_F9R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2324 #define CAN_F9R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2325 #define CAN_F9R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2326 #define CAN_F9R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2327 #define CAN_F9R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2328 #define CAN_F9R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2329 #define CAN_F9R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2330 #define CAN_F9R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2331 #define CAN_F9R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2332 #define CAN_F9R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2333 #define CAN_F9R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2334 #define CAN_F9R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2335 #define CAN_F9R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2336 #define CAN_F9R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2337 #define CAN_F9R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2338 #define CAN_F9R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2339 #define CAN_F9R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2340 #define CAN_F9R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2341 #define CAN_F9R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2342 #define CAN_F9R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2343 #define CAN_F9R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2344 #define CAN_F9R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2345 #define CAN_F9R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2346 #define CAN_F9R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2347 #define CAN_F9R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2348 #define CAN_F9R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2349
2350 /******************* Bit definition for CAN_F10R1 register ******************/
2351 #define CAN_F10R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2352 #define CAN_F10R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2353 #define CAN_F10R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2354 #define CAN_F10R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2355 #define CAN_F10R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2356 #define CAN_F10R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2357 #define CAN_F10R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2358 #define CAN_F10R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2359 #define CAN_F10R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2360 #define CAN_F10R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2361 #define CAN_F10R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2362 #define CAN_F10R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2363 #define CAN_F10R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2364 #define CAN_F10R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2365 #define CAN_F10R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2366 #define CAN_F10R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2367 #define CAN_F10R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2368 #define CAN_F10R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2369 #define CAN_F10R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2370 #define CAN_F10R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2371 #define CAN_F10R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2372 #define CAN_F10R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2373 #define CAN_F10R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2374 #define CAN_F10R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2375 #define CAN_F10R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2376 #define CAN_F10R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2377 #define CAN_F10R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2378 #define CAN_F10R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2379 #define CAN_F10R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2380 #define CAN_F10R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2381 #define CAN_F10R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2382 #define CAN_F10R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2383
2384 /******************* Bit definition for CAN_F11R1 register ******************/
2385 #define CAN_F11R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2386 #define CAN_F11R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2387 #define CAN_F11R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2388 #define CAN_F11R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2389 #define CAN_F11R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2390 #define CAN_F11R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2391 #define CAN_F11R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2392 #define CAN_F11R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2393 #define CAN_F11R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2394 #define CAN_F11R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2395 #define CAN_F11R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2396 #define CAN_F11R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2397 #define CAN_F11R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2398 #define CAN_F11R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2399 #define CAN_F11R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2400 #define CAN_F11R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2401 #define CAN_F11R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2402 #define CAN_F11R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2403 #define CAN_F11R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2404 #define CAN_F11R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2405 #define CAN_F11R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2406 #define CAN_F11R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2407 #define CAN_F11R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2408 #define CAN_F11R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2409 #define CAN_F11R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2410 #define CAN_F11R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2411 #define CAN_F11R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2412 #define CAN_F11R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2413 #define CAN_F11R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2414 #define CAN_F11R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2415 #define CAN_F11R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2416 #define CAN_F11R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2417
2418 /******************* Bit definition for CAN_F12R1 register ******************/
2419 #define CAN_F12R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2420 #define CAN_F12R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2421 #define CAN_F12R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2422 #define CAN_F12R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2423 #define CAN_F12R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2424 #define CAN_F12R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2425 #define CAN_F12R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2426 #define CAN_F12R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2427 #define CAN_F12R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2428 #define CAN_F12R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2429 #define CAN_F12R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2430 #define CAN_F12R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2431 #define CAN_F12R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2432 #define CAN_F12R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2433 #define CAN_F12R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2434 #define CAN_F12R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2435 #define CAN_F12R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2436 #define CAN_F12R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2437 #define CAN_F12R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2438 #define CAN_F12R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2439 #define CAN_F12R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2440 #define CAN_F12R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2441 #define CAN_F12R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2442 #define CAN_F12R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2443 #define CAN_F12R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2444 #define CAN_F12R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2445 #define CAN_F12R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2446 #define CAN_F12R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2447 #define CAN_F12R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2448 #define CAN_F12R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2449 #define CAN_F12R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2450 #define CAN_F12R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2451
2452 /******************* Bit definition for CAN_F13R1 register ******************/
2453 #define CAN_F13R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2454 #define CAN_F13R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2455 #define CAN_F13R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2456 #define CAN_F13R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2457 #define CAN_F13R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2458 #define CAN_F13R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2459 #define CAN_F13R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2460 #define CAN_F13R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2461 #define CAN_F13R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2462 #define CAN_F13R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2463 #define CAN_F13R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2464 #define CAN_F13R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2465 #define CAN_F13R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2466 #define CAN_F13R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2467 #define CAN_F13R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2468 #define CAN_F13R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2469 #define CAN_F13R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2470 #define CAN_F13R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2471 #define CAN_F13R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2472 #define CAN_F13R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2473 #define CAN_F13R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2474 #define CAN_F13R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2475 #define CAN_F13R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2476 #define CAN_F13R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2477 #define CAN_F13R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2478 #define CAN_F13R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2479 #define CAN_F13R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2480 #define CAN_F13R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2481 #define CAN_F13R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2482 #define CAN_F13R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2483 #define CAN_F13R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2484 #define CAN_F13R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2485
2486 /******************* Bit definition for CAN_F0R2 register *******************/
2487 #define CAN_F0R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2488 #define CAN_F0R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2489 #define CAN_F0R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2490 #define CAN_F0R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2491 #define CAN_F0R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2492 #define CAN_F0R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2493 #define CAN_F0R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2494 #define CAN_F0R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2495 #define CAN_F0R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2496 #define CAN_F0R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2497 #define CAN_F0R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2498 #define CAN_F0R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2499 #define CAN_F0R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2500 #define CAN_F0R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2501 #define CAN_F0R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2502 #define CAN_F0R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2503 #define CAN_F0R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2504 #define CAN_F0R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2505 #define CAN_F0R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2506 #define CAN_F0R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2507 #define CAN_F0R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2508 #define CAN_F0R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2509 #define CAN_F0R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2510 #define CAN_F0R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2511 #define CAN_F0R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2512 #define CAN_F0R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2513 #define CAN_F0R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2514 #define CAN_F0R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2515 #define CAN_F0R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2516 #define CAN_F0R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2517 #define CAN_F0R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2518 #define CAN_F0R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2519
2520 /******************* Bit definition for CAN_F1R2 register *******************/
2521 #define CAN_F1R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2522 #define CAN_F1R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2523 #define CAN_F1R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2524 #define CAN_F1R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2525 #define CAN_F1R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2526 #define CAN_F1R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2527 #define CAN_F1R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2528 #define CAN_F1R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2529 #define CAN_F1R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2530 #define CAN_F1R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2531 #define CAN_F1R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2532 #define CAN_F1R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2533 #define CAN_F1R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2534 #define CAN_F1R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2535 #define CAN_F1R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2536 #define CAN_F1R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2537 #define CAN_F1R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2538 #define CAN_F1R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2539 #define CAN_F1R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2540 #define CAN_F1R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2541 #define CAN_F1R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2542 #define CAN_F1R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2543 #define CAN_F1R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2544 #define CAN_F1R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2545 #define CAN_F1R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2546 #define CAN_F1R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2547 #define CAN_F1R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2548 #define CAN_F1R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2549 #define CAN_F1R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2550 #define CAN_F1R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2551 #define CAN_F1R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2552 #define CAN_F1R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2553
2554 /******************* Bit definition for CAN_F2R2 register *******************/
2555 #define CAN_F2R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2556 #define CAN_F2R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2557 #define CAN_F2R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2558 #define CAN_F2R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2559 #define CAN_F2R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2560 #define CAN_F2R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2561 #define CAN_F2R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2562 #define CAN_F2R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2563 #define CAN_F2R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2564 #define CAN_F2R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2565 #define CAN_F2R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2566 #define CAN_F2R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2567 #define CAN_F2R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2568 #define CAN_F2R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2569 #define CAN_F2R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2570 #define CAN_F2R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2571 #define CAN_F2R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2572 #define CAN_F2R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2573 #define CAN_F2R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2574 #define CAN_F2R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2575 #define CAN_F2R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2576 #define CAN_F2R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2577 #define CAN_F2R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2578 #define CAN_F2R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2579 #define CAN_F2R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2580 #define CAN_F2R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2581 #define CAN_F2R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2582 #define CAN_F2R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2583 #define CAN_F2R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2584 #define CAN_F2R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2585 #define CAN_F2R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2586 #define CAN_F2R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2587
2588 /******************* Bit definition for CAN_F3R2 register *******************/
2589 #define CAN_F3R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2590 #define CAN_F3R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2591 #define CAN_F3R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2592 #define CAN_F3R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2593 #define CAN_F3R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2594 #define CAN_F3R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2595 #define CAN_F3R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2596 #define CAN_F3R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2597 #define CAN_F3R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2598 #define CAN_F3R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2599 #define CAN_F3R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2600 #define CAN_F3R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2601 #define CAN_F3R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2602 #define CAN_F3R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2603 #define CAN_F3R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2604 #define CAN_F3R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2605 #define CAN_F3R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2606 #define CAN_F3R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2607 #define CAN_F3R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2608 #define CAN_F3R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2609 #define CAN_F3R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2610 #define CAN_F3R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2611 #define CAN_F3R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2612 #define CAN_F3R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2613 #define CAN_F3R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2614 #define CAN_F3R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2615 #define CAN_F3R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2616 #define CAN_F3R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2617 #define CAN_F3R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2618 #define CAN_F3R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2619 #define CAN_F3R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2620 #define CAN_F3R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2621
2622 /******************* Bit definition for CAN_F4R2 register *******************/
2623 #define CAN_F4R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2624 #define CAN_F4R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2625 #define CAN_F4R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2626 #define CAN_F4R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2627 #define CAN_F4R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2628 #define CAN_F4R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2629 #define CAN_F4R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2630 #define CAN_F4R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2631 #define CAN_F4R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2632 #define CAN_F4R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2633 #define CAN_F4R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2634 #define CAN_F4R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2635 #define CAN_F4R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2636 #define CAN_F4R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2637 #define CAN_F4R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2638 #define CAN_F4R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2639 #define CAN_F4R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2640 #define CAN_F4R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2641 #define CAN_F4R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2642 #define CAN_F4R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2643 #define CAN_F4R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2644 #define CAN_F4R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2645 #define CAN_F4R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2646 #define CAN_F4R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2647 #define CAN_F4R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2648 #define CAN_F4R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2649 #define CAN_F4R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2650 #define CAN_F4R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2651 #define CAN_F4R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2652 #define CAN_F4R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2653 #define CAN_F4R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2654 #define CAN_F4R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2655
2656 /******************* Bit definition for CAN_F5R2 register *******************/
2657 #define CAN_F5R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2658 #define CAN_F5R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2659 #define CAN_F5R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2660 #define CAN_F5R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2661 #define CAN_F5R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2662 #define CAN_F5R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2663 #define CAN_F5R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2664 #define CAN_F5R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2665 #define CAN_F5R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2666 #define CAN_F5R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2667 #define CAN_F5R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2668 #define CAN_F5R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2669 #define CAN_F5R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2670 #define CAN_F5R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2671 #define CAN_F5R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2672 #define CAN_F5R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2673 #define CAN_F5R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2674 #define CAN_F5R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2675 #define CAN_F5R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2676 #define CAN_F5R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2677 #define CAN_F5R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2678 #define CAN_F5R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2679 #define CAN_F5R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2680 #define CAN_F5R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2681 #define CAN_F5R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2682 #define CAN_F5R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2683 #define CAN_F5R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2684 #define CAN_F5R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2685 #define CAN_F5R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2686 #define CAN_F5R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2687 #define CAN_F5R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2688 #define CAN_F5R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2689
2690 /******************* Bit definition for CAN_F6R2 register *******************/
2691 #define CAN_F6R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2692 #define CAN_F6R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2693 #define CAN_F6R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2694 #define CAN_F6R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2695 #define CAN_F6R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2696 #define CAN_F6R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2697 #define CAN_F6R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2698 #define CAN_F6R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2699 #define CAN_F6R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2700 #define CAN_F6R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2701 #define CAN_F6R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2702 #define CAN_F6R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2703 #define CAN_F6R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2704 #define CAN_F6R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2705 #define CAN_F6R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2706 #define CAN_F6R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2707 #define CAN_F6R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2708 #define CAN_F6R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2709 #define CAN_F6R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2710 #define CAN_F6R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2711 #define CAN_F6R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2712 #define CAN_F6R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2713 #define CAN_F6R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2714 #define CAN_F6R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2715 #define CAN_F6R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2716 #define CAN_F6R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2717 #define CAN_F6R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2718 #define CAN_F6R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2719 #define CAN_F6R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2720 #define CAN_F6R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2721 #define CAN_F6R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2722 #define CAN_F6R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2723
2724 /******************* Bit definition for CAN_F7R2 register *******************/
2725 #define CAN_F7R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2726 #define CAN_F7R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2727 #define CAN_F7R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2728 #define CAN_F7R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2729 #define CAN_F7R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2730 #define CAN_F7R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2731 #define CAN_F7R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2732 #define CAN_F7R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2733 #define CAN_F7R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2734 #define CAN_F7R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2735 #define CAN_F7R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2736 #define CAN_F7R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2737 #define CAN_F7R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2738 #define CAN_F7R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2739 #define CAN_F7R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2740 #define CAN_F7R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2741 #define CAN_F7R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2742 #define CAN_F7R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2743 #define CAN_F7R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2744 #define CAN_F7R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2745 #define CAN_F7R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2746 #define CAN_F7R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2747 #define CAN_F7R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2748 #define CAN_F7R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2749 #define CAN_F7R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2750 #define CAN_F7R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2751 #define CAN_F7R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2752 #define CAN_F7R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2753 #define CAN_F7R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2754 #define CAN_F7R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2755 #define CAN_F7R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2756 #define CAN_F7R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2757
2758 /******************* Bit definition for CAN_F8R2 register *******************/
2759 #define CAN_F8R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2760 #define CAN_F8R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2761 #define CAN_F8R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2762 #define CAN_F8R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2763 #define CAN_F8R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2764 #define CAN_F8R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2765 #define CAN_F8R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2766 #define CAN_F8R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2767 #define CAN_F8R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2768 #define CAN_F8R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2769 #define CAN_F8R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2770 #define CAN_F8R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2771 #define CAN_F8R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2772 #define CAN_F8R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2773 #define CAN_F8R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2774 #define CAN_F8R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2775 #define CAN_F8R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2776 #define CAN_F8R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2777 #define CAN_F8R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2778 #define CAN_F8R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2779 #define CAN_F8R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2780 #define CAN_F8R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2781 #define CAN_F8R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2782 #define CAN_F8R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2783 #define CAN_F8R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2784 #define CAN_F8R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2785 #define CAN_F8R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2786 #define CAN_F8R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2787 #define CAN_F8R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2788 #define CAN_F8R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2789 #define CAN_F8R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2790 #define CAN_F8R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2791
2792 /******************* Bit definition for CAN_F9R2 register *******************/
2793 #define CAN_F9R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2794 #define CAN_F9R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2795 #define CAN_F9R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2796 #define CAN_F9R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2797 #define CAN_F9R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2798 #define CAN_F9R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2799 #define CAN_F9R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2800 #define CAN_F9R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2801 #define CAN_F9R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2802 #define CAN_F9R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2803 #define CAN_F9R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2804 #define CAN_F9R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2805 #define CAN_F9R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2806 #define CAN_F9R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2807 #define CAN_F9R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2808 #define CAN_F9R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2809 #define CAN_F9R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2810 #define CAN_F9R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2811 #define CAN_F9R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2812 #define CAN_F9R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2813 #define CAN_F9R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2814 #define CAN_F9R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2815 #define CAN_F9R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2816 #define CAN_F9R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2817 #define CAN_F9R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2818 #define CAN_F9R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2819 #define CAN_F9R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2820 #define CAN_F9R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2821 #define CAN_F9R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2822 #define CAN_F9R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2823 #define CAN_F9R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2824 #define CAN_F9R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2825
2826 /******************* Bit definition for CAN_F10R2 register ******************/
2827 #define CAN_F10R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2828 #define CAN_F10R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2829 #define CAN_F10R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2830 #define CAN_F10R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2831 #define CAN_F10R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2832 #define CAN_F10R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2833 #define CAN_F10R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2834 #define CAN_F10R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2835 #define CAN_F10R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2836 #define CAN_F10R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2837 #define CAN_F10R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2838 #define CAN_F10R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2839 #define CAN_F10R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2840 #define CAN_F10R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2841 #define CAN_F10R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2842 #define CAN_F10R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2843 #define CAN_F10R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2844 #define CAN_F10R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2845 #define CAN_F10R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2846 #define CAN_F10R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2847 #define CAN_F10R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2848 #define CAN_F10R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2849 #define CAN_F10R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2850 #define CAN_F10R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2851 #define CAN_F10R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2852 #define CAN_F10R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2853 #define CAN_F10R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2854 #define CAN_F10R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2855 #define CAN_F10R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2856 #define CAN_F10R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2857 #define CAN_F10R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2858 #define CAN_F10R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2859
2860 /******************* Bit definition for CAN_F11R2 register ******************/
2861 #define CAN_F11R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2862 #define CAN_F11R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2863 #define CAN_F11R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2864 #define CAN_F11R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2865 #define CAN_F11R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2866 #define CAN_F11R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2867 #define CAN_F11R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2868 #define CAN_F11R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2869 #define CAN_F11R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2870 #define CAN_F11R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2871 #define CAN_F11R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2872 #define CAN_F11R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2873 #define CAN_F11R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2874 #define CAN_F11R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2875 #define CAN_F11R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2876 #define CAN_F11R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2877 #define CAN_F11R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2878 #define CAN_F11R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2879 #define CAN_F11R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2880 #define CAN_F11R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2881 #define CAN_F11R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2882 #define CAN_F11R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2883 #define CAN_F11R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2884 #define CAN_F11R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2885 #define CAN_F11R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2886 #define CAN_F11R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2887 #define CAN_F11R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2888 #define CAN_F11R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2889 #define CAN_F11R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2890 #define CAN_F11R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2891 #define CAN_F11R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2892 #define CAN_F11R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2893
2894 /******************* Bit definition for CAN_F12R2 register ******************/
2895 #define CAN_F12R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2896 #define CAN_F12R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2897 #define CAN_F12R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2898 #define CAN_F12R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2899 #define CAN_F12R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2900 #define CAN_F12R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2901 #define CAN_F12R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2902 #define CAN_F12R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2903 #define CAN_F12R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2904 #define CAN_F12R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2905 #define CAN_F12R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2906 #define CAN_F12R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2907 #define CAN_F12R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2908 #define CAN_F12R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2909 #define CAN_F12R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2910 #define CAN_F12R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2911 #define CAN_F12R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2912 #define CAN_F12R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2913 #define CAN_F12R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2914 #define CAN_F12R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2915 #define CAN_F12R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2916 #define CAN_F12R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2917 #define CAN_F12R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2918 #define CAN_F12R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2919 #define CAN_F12R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2920 #define CAN_F12R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2921 #define CAN_F12R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2922 #define CAN_F12R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2923 #define CAN_F12R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2924 #define CAN_F12R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2925 #define CAN_F12R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2926 #define CAN_F12R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2927
2928 /******************* Bit definition for CAN_F13R2 register ******************/
2929 #define CAN_F13R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
2930 #define CAN_F13R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
2931 #define CAN_F13R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
2932 #define CAN_F13R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
2933 #define CAN_F13R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
2934 #define CAN_F13R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
2935 #define CAN_F13R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
2936 #define CAN_F13R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
2937 #define CAN_F13R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
2938 #define CAN_F13R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
2939 #define CAN_F13R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
2940 #define CAN_F13R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
2941 #define CAN_F13R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
2942 #define CAN_F13R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
2943 #define CAN_F13R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
2944 #define CAN_F13R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
2945 #define CAN_F13R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
2946 #define CAN_F13R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
2947 #define CAN_F13R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
2948 #define CAN_F13R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
2949 #define CAN_F13R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
2950 #define CAN_F13R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
2951 #define CAN_F13R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
2952 #define CAN_F13R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
2953 #define CAN_F13R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
2954 #define CAN_F13R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
2955 #define CAN_F13R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
2956 #define CAN_F13R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
2957 #define CAN_F13R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
2958 #define CAN_F13R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
2959 #define CAN_F13R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
2960 #define CAN_F13R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
2961
2962 /******************************************************************************/
2963 /* */
2964 /* CRC calculation unit */
2965 /* */
2966 /******************************************************************************/
2967 /******************* Bit definition for CRC_DR register *********************/
2968 #define CRC_DR_DR ((uint32_t)0xFFFFFFFF) /*!< Data register bits */
2969
2970
2971 /******************* Bit definition for CRC_IDR register ********************/
2972 #define CRC_IDR_IDR ((uint32_t)0xFF) /*!< General-purpose 8-bit data register bits */
2973
2974
2975 /******************** Bit definition for CRC_CR register ********************/
2976 #define CRC_CR_RESET ((uint32_t)0x01) /*!< RESET bit */
2977
2978 /******************************************************************************/
2979 /* */
2980 /* Digital to Analog Converter */
2981 /* */
2982 /******************************************************************************/
2983 /******************** Bit definition for DAC_CR register ********************/
2984 #define DAC_CR_EN1 ((uint32_t)0x00000001) /*!<DAC channel1 enable */
2985 #define DAC_CR_BOFF1 ((uint32_t)0x00000002) /*!<DAC channel1 output buffer disable */
2986 #define DAC_CR_TEN1 ((uint32_t)0x00000004) /*!<DAC channel1 Trigger enable */
2987
2988 #define DAC_CR_TSEL1 ((uint32_t)0x00000038) /*!<TSEL1[2:0] (DAC channel1 Trigger selection) */
2989 #define DAC_CR_TSEL1_0 ((uint32_t)0x00000008) /*!<Bit 0 */
2990 #define DAC_CR_TSEL1_1 ((uint32_t)0x00000010) /*!<Bit 1 */
2991 #define DAC_CR_TSEL1_2 ((uint32_t)0x00000020) /*!<Bit 2 */
2992
2993 #define DAC_CR_WAVE1 ((uint32_t)0x000000C0) /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
2994 #define DAC_CR_WAVE1_0 ((uint32_t)0x00000040) /*!<Bit 0 */
2995 #define DAC_CR_WAVE1_1 ((uint32_t)0x00000080) /*!<Bit 1 */
2996
2997 #define DAC_CR_MAMP1 ((uint32_t)0x00000F00) /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
2998 #define DAC_CR_MAMP1_0 ((uint32_t)0x00000100) /*!<Bit 0 */
2999 #define DAC_CR_MAMP1_1 ((uint32_t)0x00000200) /*!<Bit 1 */
3000 #define DAC_CR_MAMP1_2 ((uint32_t)0x00000400) /*!<Bit 2 */
3001 #define DAC_CR_MAMP1_3 ((uint32_t)0x00000800) /*!<Bit 3 */
3002
3003 #define DAC_CR_DMAEN1 ((uint32_t)0x00001000) /*!<DAC channel1 DMA enable */
3004 #define DAC_CR_EN2 ((uint32_t)0x00010000) /*!<DAC channel2 enable */
3005 #define DAC_CR_BOFF2 ((uint32_t)0x00020000) /*!<DAC channel2 output buffer disable */
3006 #define DAC_CR_TEN2 ((uint32_t)0x00040000) /*!<DAC channel2 Trigger enable */
3007
3008 #define DAC_CR_TSEL2 ((uint32_t)0x00380000) /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
3009 #define DAC_CR_TSEL2_0 ((uint32_t)0x00080000) /*!<Bit 0 */
3010 #define DAC_CR_TSEL2_1 ((uint32_t)0x00100000) /*!<Bit 1 */
3011 #define DAC_CR_TSEL2_2 ((uint32_t)0x00200000) /*!<Bit 2 */
3012
3013 #define DAC_CR_WAVE2 ((uint32_t)0x00C00000) /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
3014 #define DAC_CR_WAVE2_0 ((uint32_t)0x00400000) /*!<Bit 0 */
3015 #define DAC_CR_WAVE2_1 ((uint32_t)0x00800000) /*!<Bit 1 */
3016
3017 #define DAC_CR_MAMP2 ((uint32_t)0x0F000000) /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
3018 #define DAC_CR_MAMP2_0 ((uint32_t)0x01000000) /*!<Bit 0 */
3019 #define DAC_CR_MAMP2_1 ((uint32_t)0x02000000) /*!<Bit 1 */
3020 #define DAC_CR_MAMP2_2 ((uint32_t)0x04000000) /*!<Bit 2 */
3021 #define DAC_CR_MAMP2_3 ((uint32_t)0x08000000) /*!<Bit 3 */
3022
3023 #define DAC_CR_DMAEN2 ((uint32_t)0x10000000) /*!<DAC channel2 DMA enabled */
3024
3025 /***************** Bit definition for DAC_SWTRIGR register ******************/
3026 #define DAC_SWTRIGR_SWTRIG1 ((uint32_t)0x01) /*!<DAC channel1 software trigger */
3027 #define DAC_SWTRIGR_SWTRIG2 ((uint32_t)0x02) /*!<DAC channel2 software trigger */
3028
3029 /***************** Bit definition for DAC_DHR12R1 register ******************/
3030 #define DAC_DHR12R1_DACC1DHR ((uint32_t)0x0FFF) /*!<DAC channel1 12-bit Right aligned data */
3031
3032 /***************** Bit definition for DAC_DHR12L1 register ******************/
3033 #define DAC_DHR12L1_DACC1DHR ((uint32_t)0xFFF0) /*!<DAC channel1 12-bit Left aligned data */
3034
3035 /****************** Bit definition for DAC_DHR8R1 register ******************/
3036 #define DAC_DHR8R1_DACC1DHR ((uint32_t)0xFF) /*!<DAC channel1 8-bit Right aligned data */
3037
3038 /***************** Bit definition for DAC_DHR12R2 register ******************/
3039 #define DAC_DHR12R2_DACC2DHR ((uint32_t)0x0FFF) /*!<DAC channel2 12-bit Right aligned data */
3040
3041 /***************** Bit definition for DAC_DHR12L2 register ******************/
3042 #define DAC_DHR12L2_DACC2DHR ((uint32_t)0xFFF0) /*!<DAC channel2 12-bit Left aligned data */
3043
3044 /****************** Bit definition for DAC_DHR8R2 register ******************/
3045 #define DAC_DHR8R2_DACC2DHR ((uint32_t)0xFF) /*!<DAC channel2 8-bit Right aligned data */
3046
3047 /***************** Bit definition for DAC_DHR12RD register ******************/
3048 #define DAC_DHR12RD_DACC1DHR ((uint32_t)0x00000FFF) /*!<DAC channel1 12-bit Right aligned data */
3049 #define DAC_DHR12RD_DACC2DHR ((uint32_t)0x0FFF0000) /*!<DAC channel2 12-bit Right aligned data */
3050
3051 /***************** Bit definition for DAC_DHR12LD register ******************/
3052 #define DAC_DHR12LD_DACC1DHR ((uint32_t)0x0000FFF0) /*!<DAC channel1 12-bit Left aligned data */
3053 #define DAC_DHR12LD_DACC2DHR ((uint32_t)0xFFF00000) /*!<DAC channel2 12-bit Left aligned data */
3054
3055 /****************** Bit definition for DAC_DHR8RD register ******************/
3056 #define DAC_DHR8RD_DACC1DHR ((uint32_t)0x00FF) /*!<DAC channel1 8-bit Right aligned data */
3057 #define DAC_DHR8RD_DACC2DHR ((uint32_t)0xFF00) /*!<DAC channel2 8-bit Right aligned data */
3058
3059 /******************* Bit definition for DAC_DOR1 register *******************/
3060 #define DAC_DOR1_DACC1DOR ((uint32_t)0x0FFF) /*!<DAC channel1 data output */
3061
3062 /******************* Bit definition for DAC_DOR2 register *******************/
3063 #define DAC_DOR2_DACC2DOR ((uint32_t)0x0FFF) /*!<DAC channel2 data output */
3064
3065 /******************** Bit definition for DAC_SR register ********************/
3066 #define DAC_SR_DMAUDR1 ((uint32_t)0x00002000) /*!<DAC channel1 DMA underrun flag */
3067 #define DAC_SR_DMAUDR2 ((uint32_t)0x20000000) /*!<DAC channel2 DMA underrun flag */
3068
3069 /******************************************************************************/
3070 /* */
3071 /* Debug MCU */
3072 /* */
3073 /******************************************************************************/
3074
3075 /******************************************************************************/
3076 /* */
3077 /* DCMI */
3078 /* */
3079 /******************************************************************************/
3080 /******************** Bits definition for DCMI_CR register ******************/
3081 #define DCMI_CR_CAPTURE ((uint32_t)0x00000001)
3082 #define DCMI_CR_CM ((uint32_t)0x00000002)
3083 #define DCMI_CR_CROP ((uint32_t)0x00000004)
3084 #define DCMI_CR_JPEG ((uint32_t)0x00000008)
3085 #define DCMI_CR_ESS ((uint32_t)0x00000010)
3086 #define DCMI_CR_PCKPOL ((uint32_t)0x00000020)
3087 #define DCMI_CR_HSPOL ((uint32_t)0x00000040)
3088 #define DCMI_CR_VSPOL ((uint32_t)0x00000080)
3089 #define DCMI_CR_FCRC_0 ((uint32_t)0x00000100)
3090 #define DCMI_CR_FCRC_1 ((uint32_t)0x00000200)
3091 #define DCMI_CR_EDM_0 ((uint32_t)0x00000400)
3092 #define DCMI_CR_EDM_1 ((uint32_t)0x00000800)
3093 #define DCMI_CR_CRE ((uint32_t)0x00001000)
3094 #define DCMI_CR_ENABLE ((uint32_t)0x00004000)
3095
3096 /******************** Bits definition for DCMI_SR register ******************/
3097 #define DCMI_SR_HSYNC ((uint32_t)0x00000001)
3098 #define DCMI_SR_VSYNC ((uint32_t)0x00000002)
3099 #define DCMI_SR_FNE ((uint32_t)0x00000004)
3100
3101 /******************** Bits definition for DCMI_RISR register ****************/
3102 #define DCMI_RISR_FRAME_RIS ((uint32_t)0x00000001)
3103 #define DCMI_RISR_OVF_RIS ((uint32_t)0x00000002)
3104 #define DCMI_RISR_ERR_RIS ((uint32_t)0x00000004)
3105 #define DCMI_RISR_VSYNC_RIS ((uint32_t)0x00000008)
3106 #define DCMI_RISR_LINE_RIS ((uint32_t)0x00000010)
3107
3108 /******************** Bits definition for DCMI_IER register *****************/
3109 #define DCMI_IER_FRAME_IE ((uint32_t)0x00000001)
3110 #define DCMI_IER_OVF_IE ((uint32_t)0x00000002)
3111 #define DCMI_IER_ERR_IE ((uint32_t)0x00000004)
3112 #define DCMI_IER_VSYNC_IE ((uint32_t)0x00000008)
3113 #define DCMI_IER_LINE_IE ((uint32_t)0x00000010)
3114
3115 /******************** Bits definition for DCMI_MISR register ****************/
3116 #define DCMI_MISR_FRAME_MIS ((uint32_t)0x00000001)
3117 #define DCMI_MISR_OVF_MIS ((uint32_t)0x00000002)
3118 #define DCMI_MISR_ERR_MIS ((uint32_t)0x00000004)
3119 #define DCMI_MISR_VSYNC_MIS ((uint32_t)0x00000008)
3120 #define DCMI_MISR_LINE_MIS ((uint32_t)0x00000010)
3121
3122 /******************** Bits definition for DCMI_ICR register *****************/
3123 #define DCMI_ICR_FRAME_ISC ((uint32_t)0x00000001)
3124 #define DCMI_ICR_OVF_ISC ((uint32_t)0x00000002)
3125 #define DCMI_ICR_ERR_ISC ((uint32_t)0x00000004)
3126 #define DCMI_ICR_VSYNC_ISC ((uint32_t)0x00000008)
3127 #define DCMI_ICR_LINE_ISC ((uint32_t)0x00000010)
3128
3129 /******************************************************************************/
3130 /* */
3131 /* DMA Controller */
3132 /* */
3133 /******************************************************************************/
3134 /******************** Bits definition for DMA_SxCR register *****************/
3135 #define DMA_SxCR_CHSEL ((uint32_t)0x0E000000)
3136 #define DMA_SxCR_CHSEL_0 ((uint32_t)0x02000000)
3137 #define DMA_SxCR_CHSEL_1 ((uint32_t)0x04000000)
3138 #define DMA_SxCR_CHSEL_2 ((uint32_t)0x08000000)
3139 #define DMA_SxCR_MBURST ((uint32_t)0x01800000)
3140 #define DMA_SxCR_MBURST_0 ((uint32_t)0x00800000)
3141 #define DMA_SxCR_MBURST_1 ((uint32_t)0x01000000)
3142 #define DMA_SxCR_PBURST ((uint32_t)0x00600000)
3143 #define DMA_SxCR_PBURST_0 ((uint32_t)0x00200000)
3144 #define DMA_SxCR_PBURST_1 ((uint32_t)0x00400000)
3145 #define DMA_SxCR_ACK ((uint32_t)0x00100000)
3146 #define DMA_SxCR_CT ((uint32_t)0x00080000)
3147 #define DMA_SxCR_DBM ((uint32_t)0x00040000)
3148 #define DMA_SxCR_PL ((uint32_t)0x00030000)
3149 #define DMA_SxCR_PL_0 ((uint32_t)0x00010000)
3150 #define DMA_SxCR_PL_1 ((uint32_t)0x00020000)
3151 #define DMA_SxCR_PINCOS ((uint32_t)0x00008000)
3152 #define DMA_SxCR_MSIZE ((uint32_t)0x00006000)
3153 #define DMA_SxCR_MSIZE_0 ((uint32_t)0x00002000)
3154 #define DMA_SxCR_MSIZE_1 ((uint32_t)0x00004000)
3155 #define DMA_SxCR_PSIZE ((uint32_t)0x00001800)
3156 #define DMA_SxCR_PSIZE_0 ((uint32_t)0x00000800)
3157 #define DMA_SxCR_PSIZE_1 ((uint32_t)0x00001000)
3158 #define DMA_SxCR_MINC ((uint32_t)0x00000400)
3159 #define DMA_SxCR_PINC ((uint32_t)0x00000200)
3160 #define DMA_SxCR_CIRC ((uint32_t)0x00000100)
3161 #define DMA_SxCR_DIR ((uint32_t)0x000000C0)
3162 #define DMA_SxCR_DIR_0 ((uint32_t)0x00000040)
3163 #define DMA_SxCR_DIR_1 ((uint32_t)0x00000080)
3164 #define DMA_SxCR_PFCTRL ((uint32_t)0x00000020)
3165 #define DMA_SxCR_TCIE ((uint32_t)0x00000010)
3166 #define DMA_SxCR_HTIE ((uint32_t)0x00000008)
3167 #define DMA_SxCR_TEIE ((uint32_t)0x00000004)
3168 #define DMA_SxCR_DMEIE ((uint32_t)0x00000002)
3169 #define DMA_SxCR_EN ((uint32_t)0x00000001)
3170
3171 /******************** Bits definition for DMA_SxCNDTR register **************/
3172 #define DMA_SxNDT ((uint32_t)0x0000FFFF)
3173 #define DMA_SxNDT_0 ((uint32_t)0x00000001)
3174 #define DMA_SxNDT_1 ((uint32_t)0x00000002)
3175 #define DMA_SxNDT_2 ((uint32_t)0x00000004)
3176 #define DMA_SxNDT_3 ((uint32_t)0x00000008)
3177 #define DMA_SxNDT_4 ((uint32_t)0x00000010)
3178 #define DMA_SxNDT_5 ((uint32_t)0x00000020)
3179 #define DMA_SxNDT_6 ((uint32_t)0x00000040)
3180 #define DMA_SxNDT_7 ((uint32_t)0x00000080)
3181 #define DMA_SxNDT_8 ((uint32_t)0x00000100)
3182 #define DMA_SxNDT_9 ((uint32_t)0x00000200)
3183 #define DMA_SxNDT_10 ((uint32_t)0x00000400)
3184 #define DMA_SxNDT_11 ((uint32_t)0x00000800)
3185 #define DMA_SxNDT_12 ((uint32_t)0x00001000)
3186 #define DMA_SxNDT_13 ((uint32_t)0x00002000)
3187 #define DMA_SxNDT_14 ((uint32_t)0x00004000)
3188 #define DMA_SxNDT_15 ((uint32_t)0x00008000)
3189
3190 /******************** Bits definition for DMA_SxFCR register ****************/
3191 #define DMA_SxFCR_FEIE ((uint32_t)0x00000080)
3192 #define DMA_SxFCR_FS ((uint32_t)0x00000038)
3193 #define DMA_SxFCR_FS_0 ((uint32_t)0x00000008)
3194 #define DMA_SxFCR_FS_1 ((uint32_t)0x00000010)
3195 #define DMA_SxFCR_FS_2 ((uint32_t)0x00000020)
3196 #define DMA_SxFCR_DMDIS ((uint32_t)0x00000004)
3197 #define DMA_SxFCR_FTH ((uint32_t)0x00000003)
3198 #define DMA_SxFCR_FTH_0 ((uint32_t)0x00000001)
3199 #define DMA_SxFCR_FTH_1 ((uint32_t)0x00000002)
3200
3201 /******************** Bits definition for DMA_LISR register *****************/
3202 #define DMA_LISR_TCIF3 ((uint32_t)0x08000000)
3203 #define DMA_LISR_HTIF3 ((uint32_t)0x04000000)
3204 #define DMA_LISR_TEIF3 ((uint32_t)0x02000000)
3205 #define DMA_LISR_DMEIF3 ((uint32_t)0x01000000)
3206 #define DMA_LISR_FEIF3 ((uint32_t)0x00400000)
3207 #define DMA_LISR_TCIF2 ((uint32_t)0x00200000)
3208 #define DMA_LISR_HTIF2 ((uint32_t)0x00100000)
3209 #define DMA_LISR_TEIF2 ((uint32_t)0x00080000)
3210 #define DMA_LISR_DMEIF2 ((uint32_t)0x00040000)
3211 #define DMA_LISR_FEIF2 ((uint32_t)0x00010000)
3212 #define DMA_LISR_TCIF1 ((uint32_t)0x00000800)
3213 #define DMA_LISR_HTIF1 ((uint32_t)0x00000400)
3214 #define DMA_LISR_TEIF1 ((uint32_t)0x00000200)
3215 #define DMA_LISR_DMEIF1 ((uint32_t)0x00000100)
3216 #define DMA_LISR_FEIF1 ((uint32_t)0x00000040)
3217 #define DMA_LISR_TCIF0 ((uint32_t)0x00000020)
3218 #define DMA_LISR_HTIF0 ((uint32_t)0x00000010)
3219 #define DMA_LISR_TEIF0 ((uint32_t)0x00000008)
3220 #define DMA_LISR_DMEIF0 ((uint32_t)0x00000004)
3221 #define DMA_LISR_FEIF0 ((uint32_t)0x00000001)
3222
3223 /******************** Bits definition for DMA_HISR register *****************/
3224 #define DMA_HISR_TCIF7 ((uint32_t)0x08000000)
3225 #define DMA_HISR_HTIF7 ((uint32_t)0x04000000)
3226 #define DMA_HISR_TEIF7 ((uint32_t)0x02000000)
3227 #define DMA_HISR_DMEIF7 ((uint32_t)0x01000000)
3228 #define DMA_HISR_FEIF7 ((uint32_t)0x00400000)
3229 #define DMA_HISR_TCIF6 ((uint32_t)0x00200000)
3230 #define DMA_HISR_HTIF6 ((uint32_t)0x00100000)
3231 #define DMA_HISR_TEIF6 ((uint32_t)0x00080000)
3232 #define DMA_HISR_DMEIF6 ((uint32_t)0x00040000)
3233 #define DMA_HISR_FEIF6 ((uint32_t)0x00010000)
3234 #define DMA_HISR_TCIF5 ((uint32_t)0x00000800)
3235 #define DMA_HISR_HTIF5 ((uint32_t)0x00000400)
3236 #define DMA_HISR_TEIF5 ((uint32_t)0x00000200)
3237 #define DMA_HISR_DMEIF5 ((uint32_t)0x00000100)
3238 #define DMA_HISR_FEIF5 ((uint32_t)0x00000040)
3239 #define DMA_HISR_TCIF4 ((uint32_t)0x00000020)
3240 #define DMA_HISR_HTIF4 ((uint32_t)0x00000010)
3241 #define DMA_HISR_TEIF4 ((uint32_t)0x00000008)
3242 #define DMA_HISR_DMEIF4 ((uint32_t)0x00000004)
3243 #define DMA_HISR_FEIF4 ((uint32_t)0x00000001)
3244
3245 /******************** Bits definition for DMA_LIFCR register ****************/
3246 #define DMA_LIFCR_CTCIF3 ((uint32_t)0x08000000)
3247 #define DMA_LIFCR_CHTIF3 ((uint32_t)0x04000000)
3248 #define DMA_LIFCR_CTEIF3 ((uint32_t)0x02000000)
3249 #define DMA_LIFCR_CDMEIF3 ((uint32_t)0x01000000)
3250 #define DMA_LIFCR_CFEIF3 ((uint32_t)0x00400000)
3251 #define DMA_LIFCR_CTCIF2 ((uint32_t)0x00200000)
3252 #define DMA_LIFCR_CHTIF2 ((uint32_t)0x00100000)
3253 #define DMA_LIFCR_CTEIF2 ((uint32_t)0x00080000)
3254 #define DMA_LIFCR_CDMEIF2 ((uint32_t)0x00040000)
3255 #define DMA_LIFCR_CFEIF2 ((uint32_t)0x00010000)
3256 #define DMA_LIFCR_CTCIF1 ((uint32_t)0x00000800)
3257 #define DMA_LIFCR_CHTIF1 ((uint32_t)0x00000400)
3258 #define DMA_LIFCR_CTEIF1 ((uint32_t)0x00000200)
3259 #define DMA_LIFCR_CDMEIF1 ((uint32_t)0x00000100)
3260 #define DMA_LIFCR_CFEIF1 ((uint32_t)0x00000040)
3261 #define DMA_LIFCR_CTCIF0 ((uint32_t)0x00000020)
3262 #define DMA_LIFCR_CHTIF0 ((uint32_t)0x00000010)
3263 #define DMA_LIFCR_CTEIF0 ((uint32_t)0x00000008)
3264 #define DMA_LIFCR_CDMEIF0 ((uint32_t)0x00000004)
3265 #define DMA_LIFCR_CFEIF0 ((uint32_t)0x00000001)
3266
3267 /******************** Bits definition for DMA_HIFCR register ****************/
3268 #define DMA_HIFCR_CTCIF7 ((uint32_t)0x08000000)
3269 #define DMA_HIFCR_CHTIF7 ((uint32_t)0x04000000)
3270 #define DMA_HIFCR_CTEIF7 ((uint32_t)0x02000000)
3271 #define DMA_HIFCR_CDMEIF7 ((uint32_t)0x01000000)
3272 #define DMA_HIFCR_CFEIF7 ((uint32_t)0x00400000)
3273 #define DMA_HIFCR_CTCIF6 ((uint32_t)0x00200000)
3274 #define DMA_HIFCR_CHTIF6 ((uint32_t)0x00100000)
3275 #define DMA_HIFCR_CTEIF6 ((uint32_t)0x00080000)
3276 #define DMA_HIFCR_CDMEIF6 ((uint32_t)0x00040000)
3277 #define DMA_HIFCR_CFEIF6 ((uint32_t)0x00010000)
3278 #define DMA_HIFCR_CTCIF5 ((uint32_t)0x00000800)
3279 #define DMA_HIFCR_CHTIF5 ((uint32_t)0x00000400)
3280 #define DMA_HIFCR_CTEIF5 ((uint32_t)0x00000200)
3281 #define DMA_HIFCR_CDMEIF5 ((uint32_t)0x00000100)
3282 #define DMA_HIFCR_CFEIF5 ((uint32_t)0x00000040)
3283 #define DMA_HIFCR_CTCIF4 ((uint32_t)0x00000020)
3284 #define DMA_HIFCR_CHTIF4 ((uint32_t)0x00000010)
3285 #define DMA_HIFCR_CTEIF4 ((uint32_t)0x00000008)
3286 #define DMA_HIFCR_CDMEIF4 ((uint32_t)0x00000004)
3287 #define DMA_HIFCR_CFEIF4 ((uint32_t)0x00000001)
3288
3289
3290 /******************************************************************************/
3291 /* */
3292 /* AHB Master DMA2D Controller (DMA2D) */
3293 /* */
3294 /******************************************************************************/
3295
3296 /******************** Bit definition for DMA2D_CR register ******************/
3297
3298 #define DMA2D_CR_START ((uint32_t)0x00000001) /*!< Start transfer */
3299 #define DMA2D_CR_SUSP ((uint32_t)0x00000002) /*!< Suspend transfer */
3300 #define DMA2D_CR_ABORT ((uint32_t)0x00000004) /*!< Abort transfer */
3301 #define DMA2D_CR_TEIE ((uint32_t)0x00000100) /*!< Transfer Error Interrupt Enable */
3302 #define DMA2D_CR_TCIE ((uint32_t)0x00000200) /*!< Transfer Complete Interrupt Enable */
3303 #define DMA2D_CR_TWIE ((uint32_t)0x00000400) /*!< Transfer Watermark Interrupt Enable */
3304 #define DMA2D_CR_CAEIE ((uint32_t)0x00000800) /*!< CLUT Access Error Interrupt Enable */
3305 #define DMA2D_CR_CTCIE ((uint32_t)0x00001000) /*!< CLUT Transfer Complete Interrupt Enable */
3306 #define DMA2D_CR_CEIE ((uint32_t)0x00002000) /*!< Configuration Error Interrupt Enable */
3307 #define DMA2D_CR_MODE ((uint32_t)0x00030000) /*!< DMA2D Mode */
3308
3309 /******************** Bit definition for DMA2D_ISR register *****************/
3310
3311 #define DMA2D_ISR_TEIF ((uint32_t)0x00000001) /*!< Transfer Error Interrupt Flag */
3312 #define DMA2D_ISR_TCIF ((uint32_t)0x00000002) /*!< Transfer Complete Interrupt Flag */
3313 #define DMA2D_ISR_TWIF ((uint32_t)0x00000004) /*!< Transfer Watermark Interrupt Flag */
3314 #define DMA2D_ISR_CAEIF ((uint32_t)0x00000008) /*!< CLUT Access Error Interrupt Flag */
3315 #define DMA2D_ISR_CTCIF ((uint32_t)0x00000010) /*!< CLUT Transfer Complete Interrupt Flag */
3316 #define DMA2D_ISR_CEIF ((uint32_t)0x00000020) /*!< Configuration Error Interrupt Flag */
3317
3318 /******************** Bit definition for DMA2D_IFSR register ****************/
3319
3320 #define DMA2D_IFSR_CTEIF ((uint32_t)0x00000001) /*!< Clears Transfer Error Interrupt Flag */
3321 #define DMA2D_IFSR_CTCIF ((uint32_t)0x00000002) /*!< Clears Transfer Complete Interrupt Flag */
3322 #define DMA2D_IFSR_CTWIF ((uint32_t)0x00000004) /*!< Clears Transfer Watermark Interrupt Flag */
3323 #define DMA2D_IFSR_CCAEIF ((uint32_t)0x00000008) /*!< Clears CLUT Access Error Interrupt Flag */
3324 #define DMA2D_IFSR_CCTCIF ((uint32_t)0x00000010) /*!< Clears CLUT Transfer Complete Interrupt Flag */
3325 #define DMA2D_IFSR_CCEIF ((uint32_t)0x00000020) /*!< Clears Configuration Error Interrupt Flag */
3326
3327 /******************** Bit definition for DMA2D_FGMAR register ***************/
3328
3329 #define DMA2D_FGMAR_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */
3330
3331 /******************** Bit definition for DMA2D_FGOR register ****************/
3332
3333 #define DMA2D_FGOR_LO ((uint32_t)0x00003FFF) /*!< Line Offset */
3334
3335 /******************** Bit definition for DMA2D_BGMAR register ***************/
3336
3337 #define DMA2D_BGMAR_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */
3338
3339 /******************** Bit definition for DMA2D_BGOR register ****************/
3340
3341 #define DMA2D_BGOR_LO ((uint32_t)0x00003FFF) /*!< Line Offset */
3342
3343 /******************** Bit definition for DMA2D_FGPFCCR register *************/
3344
3345 #define DMA2D_FGPFCCR_CM ((uint32_t)0x0000000F) /*!< Color mode */
3346 #define DMA2D_FGPFCCR_CCM ((uint32_t)0x00000010) /*!< CLUT Color mode */
3347 #define DMA2D_FGPFCCR_START ((uint32_t)0x00000020) /*!< Start */
3348 #define DMA2D_FGPFCCR_CS ((uint32_t)0x0000FF00) /*!< CLUT size */
3349 #define DMA2D_FGPFCCR_AM ((uint32_t)0x00030000) /*!< Alpha mode */
3350 #define DMA2D_FGPFCCR_ALPHA ((uint32_t)0xFF000000) /*!< Alpha value */
3351
3352 /******************** Bit definition for DMA2D_FGCOLR register **************/
3353
3354 #define DMA2D_FGCOLR_BLUE ((uint32_t)0x000000FF) /*!< Blue Value */
3355 #define DMA2D_FGCOLR_GREEN ((uint32_t)0x0000FF00) /*!< Green Value */
3356 #define DMA2D_FGCOLR_RED ((uint32_t)0x00FF0000) /*!< Red Value */
3357
3358 /******************** Bit definition for DMA2D_BGPFCCR register *************/
3359
3360 #define DMA2D_BGPFCCR_CM ((uint32_t)0x0000000F) /*!< Color mode */
3361 #define DMA2D_BGPFCCR_CCM ((uint32_t)0x00000010) /*!< CLUT Color mode */
3362 #define DMA2D_BGPFCCR_START ((uint32_t)0x00000020) /*!< Start */
3363 #define DMA2D_BGPFCCR_CS ((uint32_t)0x0000FF00) /*!< CLUT size */
3364 #define DMA2D_BGPFCCR_AM ((uint32_t)0x00030000) /*!< Alpha Mode */
3365 #define DMA2D_BGPFCCR_ALPHA ((uint32_t)0xFF000000) /*!< Alpha value */
3366
3367 /******************** Bit definition for DMA2D_BGCOLR register **************/
3368
3369 #define DMA2D_BGCOLR_BLUE ((uint32_t)0x000000FF) /*!< Blue Value */
3370 #define DMA2D_BGCOLR_GREEN ((uint32_t)0x0000FF00) /*!< Green Value */
3371 #define DMA2D_BGCOLR_RED ((uint32_t)0x00FF0000) /*!< Red Value */
3372
3373 /******************** Bit definition for DMA2D_FGCMAR register **************/
3374
3375 #define DMA2D_FGCMAR_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */
3376
3377 /******************** Bit definition for DMA2D_BGCMAR register **************/
3378
3379 #define DMA2D_BGCMAR_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */
3380
3381 /******************** Bit definition for DMA2D_OPFCCR register **************/
3382
3383 #define DMA2D_OPFCCR_CM ((uint32_t)0x00000007) /*!< Color mode */
3384
3385 /******************** Bit definition for DMA2D_OCOLR register ***************/
3386
3387 /*!<Mode_ARGB8888/RGB888 */
3388
3389 #define DMA2D_OCOLR_BLUE_1 ((uint32_t)0x000000FF) /*!< BLUE Value */
3390 #define DMA2D_OCOLR_GREEN_1 ((uint32_t)0x0000FF00) /*!< GREEN Value */
3391 #define DMA2D_OCOLR_RED_1 ((uint32_t)0x00FF0000) /*!< Red Value */
3392 #define DMA2D_OCOLR_ALPHA_1 ((uint32_t)0xFF000000) /*!< Alpha Channel Value */
3393
3394 /*!<Mode_RGB565 */
3395 #define DMA2D_OCOLR_BLUE_2 ((uint32_t)0x0000001F) /*!< BLUE Value */
3396 #define DMA2D_OCOLR_GREEN_2 ((uint32_t)0x000007E0) /*!< GREEN Value */
3397 #define DMA2D_OCOLR_RED_2 ((uint32_t)0x0000F800) /*!< Red Value */
3398
3399 /*!<Mode_ARGB1555 */
3400 #define DMA2D_OCOLR_BLUE_3 ((uint32_t)0x0000001F) /*!< BLUE Value */
3401 #define DMA2D_OCOLR_GREEN_3 ((uint32_t)0x000003E0) /*!< GREEN Value */
3402 #define DMA2D_OCOLR_RED_3 ((uint32_t)0x00007C00) /*!< Red Value */
3403 #define DMA2D_OCOLR_ALPHA_3 ((uint32_t)0x00008000) /*!< Alpha Channel Value */
3404
3405 /*!<Mode_ARGB4444 */
3406 #define DMA2D_OCOLR_BLUE_4 ((uint32_t)0x0000000F) /*!< BLUE Value */
3407 #define DMA2D_OCOLR_GREEN_4 ((uint32_t)0x000000F0) /*!< GREEN Value */
3408 #define DMA2D_OCOLR_RED_4 ((uint32_t)0x00000F00) /*!< Red Value */
3409 #define DMA2D_OCOLR_ALPHA_4 ((uint32_t)0x0000F000) /*!< Alpha Channel Value */
3410
3411 /******************** Bit definition for DMA2D_OMAR register ****************/
3412
3413 #define DMA2D_OMAR_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */
3414
3415 /******************** Bit definition for DMA2D_OOR register *****************/
3416
3417 #define DMA2D_OOR_LO ((uint32_t)0x00003FFF) /*!< Line Offset */
3418
3419 /******************** Bit definition for DMA2D_NLR register *****************/
3420
3421 #define DMA2D_NLR_NL ((uint32_t)0x0000FFFF) /*!< Number of Lines */
3422 #define DMA2D_NLR_PL ((uint32_t)0x3FFF0000) /*!< Pixel per Lines */
3423
3424 /******************** Bit definition for DMA2D_LWR register *****************/
3425
3426 #define DMA2D_LWR_LW ((uint32_t)0x0000FFFF) /*!< Line Watermark */
3427
3428 /******************** Bit definition for DMA2D_AMTCR register ***************/
3429
3430 #define DMA2D_AMTCR_EN ((uint32_t)0x00000001) /*!< Enable */
3431 #define DMA2D_AMTCR_DT ((uint32_t)0x0000FF00) /*!< Dead Time */
3432
3433
3434 /******************** Bit definition for DMA2D_FGCLUT register **************/
3435
3436 /******************** Bit definition for DMA2D_BGCLUT register **************/
3437
3438
3439
3440 /******************************************************************************/
3441 /* */
3442 /* External Interrupt/Event Controller */
3443 /* */
3444 /******************************************************************************/
3445 /******************* Bit definition for EXTI_IMR register *******************/
3446 #define EXTI_IMR_MR0 ((uint32_t)0x00000001) /*!< Interrupt Mask on line 0 */
3447 #define EXTI_IMR_MR1 ((uint32_t)0x00000002) /*!< Interrupt Mask on line 1 */
3448 #define EXTI_IMR_MR2 ((uint32_t)0x00000004) /*!< Interrupt Mask on line 2 */
3449 #define EXTI_IMR_MR3 ((uint32_t)0x00000008) /*!< Interrupt Mask on line 3 */
3450 #define EXTI_IMR_MR4 ((uint32_t)0x00000010) /*!< Interrupt Mask on line 4 */
3451 #define EXTI_IMR_MR5 ((uint32_t)0x00000020) /*!< Interrupt Mask on line 5 */
3452 #define EXTI_IMR_MR6 ((uint32_t)0x00000040) /*!< Interrupt Mask on line 6 */
3453 #define EXTI_IMR_MR7 ((uint32_t)0x00000080) /*!< Interrupt Mask on line 7 */
3454 #define EXTI_IMR_MR8 ((uint32_t)0x00000100) /*!< Interrupt Mask on line 8 */
3455 #define EXTI_IMR_MR9 ((uint32_t)0x00000200) /*!< Interrupt Mask on line 9 */
3456 #define EXTI_IMR_MR10 ((uint32_t)0x00000400) /*!< Interrupt Mask on line 10 */
3457 #define EXTI_IMR_MR11 ((uint32_t)0x00000800) /*!< Interrupt Mask on line 11 */
3458 #define EXTI_IMR_MR12 ((uint32_t)0x00001000) /*!< Interrupt Mask on line 12 */
3459 #define EXTI_IMR_MR13 ((uint32_t)0x00002000) /*!< Interrupt Mask on line 13 */
3460 #define EXTI_IMR_MR14 ((uint32_t)0x00004000) /*!< Interrupt Mask on line 14 */
3461 #define EXTI_IMR_MR15 ((uint32_t)0x00008000) /*!< Interrupt Mask on line 15 */
3462 #define EXTI_IMR_MR16 ((uint32_t)0x00010000) /*!< Interrupt Mask on line 16 */
3463 #define EXTI_IMR_MR17 ((uint32_t)0x00020000) /*!< Interrupt Mask on line 17 */
3464 #define EXTI_IMR_MR18 ((uint32_t)0x00040000) /*!< Interrupt Mask on line 18 */
3465 #define EXTI_IMR_MR19 ((uint32_t)0x00080000) /*!< Interrupt Mask on line 19 */
3466
3467 /******************* Bit definition for EXTI_EMR register *******************/
3468 #define EXTI_EMR_MR0 ((uint32_t)0x00000001) /*!< Event Mask on line 0 */
3469 #define EXTI_EMR_MR1 ((uint32_t)0x00000002) /*!< Event Mask on line 1 */
3470 #define EXTI_EMR_MR2 ((uint32_t)0x00000004) /*!< Event Mask on line 2 */
3471 #define EXTI_EMR_MR3 ((uint32_t)0x00000008) /*!< Event Mask on line 3 */
3472 #define EXTI_EMR_MR4 ((uint32_t)0x00000010) /*!< Event Mask on line 4 */
3473 #define EXTI_EMR_MR5 ((uint32_t)0x00000020) /*!< Event Mask on line 5 */
3474 #define EXTI_EMR_MR6 ((uint32_t)0x00000040) /*!< Event Mask on line 6 */
3475 #define EXTI_EMR_MR7 ((uint32_t)0x00000080) /*!< Event Mask on line 7 */
3476 #define EXTI_EMR_MR8 ((uint32_t)0x00000100) /*!< Event Mask on line 8 */
3477 #define EXTI_EMR_MR9 ((uint32_t)0x00000200) /*!< Event Mask on line 9 */
3478 #define EXTI_EMR_MR10 ((uint32_t)0x00000400) /*!< Event Mask on line 10 */
3479 #define EXTI_EMR_MR11 ((uint32_t)0x00000800) /*!< Event Mask on line 11 */
3480 #define EXTI_EMR_MR12 ((uint32_t)0x00001000) /*!< Event Mask on line 12 */
3481 #define EXTI_EMR_MR13 ((uint32_t)0x00002000) /*!< Event Mask on line 13 */
3482 #define EXTI_EMR_MR14 ((uint32_t)0x00004000) /*!< Event Mask on line 14 */
3483 #define EXTI_EMR_MR15 ((uint32_t)0x00008000) /*!< Event Mask on line 15 */
3484 #define EXTI_EMR_MR16 ((uint32_t)0x00010000) /*!< Event Mask on line 16 */
3485 #define EXTI_EMR_MR17 ((uint32_t)0x00020000) /*!< Event Mask on line 17 */
3486 #define EXTI_EMR_MR18 ((uint32_t)0x00040000) /*!< Event Mask on line 18 */
3487 #define EXTI_EMR_MR19 ((uint32_t)0x00080000) /*!< Event Mask on line 19 */
3488
3489 /****************** Bit definition for EXTI_RTSR register *******************/
3490 #define EXTI_RTSR_TR0 ((uint32_t)0x00000001) /*!< Rising trigger event configuration bit of line 0 */
3491 #define EXTI_RTSR_TR1 ((uint32_t)0x00000002) /*!< Rising trigger event configuration bit of line 1 */
3492 #define EXTI_RTSR_TR2 ((uint32_t)0x00000004) /*!< Rising trigger event configuration bit of line 2 */
3493 #define EXTI_RTSR_TR3 ((uint32_t)0x00000008) /*!< Rising trigger event configuration bit of line 3 */
3494 #define EXTI_RTSR_TR4 ((uint32_t)0x00000010) /*!< Rising trigger event configuration bit of line 4 */
3495 #define EXTI_RTSR_TR5 ((uint32_t)0x00000020) /*!< Rising trigger event configuration bit of line 5 */
3496 #define EXTI_RTSR_TR6 ((uint32_t)0x00000040) /*!< Rising trigger event configuration bit of line 6 */
3497 #define EXTI_RTSR_TR7 ((uint32_t)0x00000080) /*!< Rising trigger event configuration bit of line 7 */
3498 #define EXTI_RTSR_TR8 ((uint32_t)0x00000100) /*!< Rising trigger event configuration bit of line 8 */
3499 #define EXTI_RTSR_TR9 ((uint32_t)0x00000200) /*!< Rising trigger event configuration bit of line 9 */
3500 #define EXTI_RTSR_TR10 ((uint32_t)0x00000400) /*!< Rising trigger event configuration bit of line 10 */
3501 #define EXTI_RTSR_TR11 ((uint32_t)0x00000800) /*!< Rising trigger event configuration bit of line 11 */
3502 #define EXTI_RTSR_TR12 ((uint32_t)0x00001000) /*!< Rising trigger event configuration bit of line 12 */
3503 #define EXTI_RTSR_TR13 ((uint32_t)0x00002000) /*!< Rising trigger event configuration bit of line 13 */
3504 #define EXTI_RTSR_TR14 ((uint32_t)0x00004000) /*!< Rising trigger event configuration bit of line 14 */
3505 #define EXTI_RTSR_TR15 ((uint32_t)0x00008000) /*!< Rising trigger event configuration bit of line 15 */
3506 #define EXTI_RTSR_TR16 ((uint32_t)0x00010000) /*!< Rising trigger event configuration bit of line 16 */
3507 #define EXTI_RTSR_TR17 ((uint32_t)0x00020000) /*!< Rising trigger event configuration bit of line 17 */
3508 #define EXTI_RTSR_TR18 ((uint32_t)0x00040000) /*!< Rising trigger event configuration bit of line 18 */
3509 #define EXTI_RTSR_TR19 ((uint32_t)0x00080000) /*!< Rising trigger event configuration bit of line 19 */
3510
3511 /****************** Bit definition for EXTI_FTSR register *******************/
3512 #define EXTI_FTSR_TR0 ((uint32_t)0x00000001) /*!< Falling trigger event configuration bit of line 0 */
3513 #define EXTI_FTSR_TR1 ((uint32_t)0x00000002) /*!< Falling trigger event configuration bit of line 1 */
3514 #define EXTI_FTSR_TR2 ((uint32_t)0x00000004) /*!< Falling trigger event configuration bit of line 2 */
3515 #define EXTI_FTSR_TR3 ((uint32_t)0x00000008) /*!< Falling trigger event configuration bit of line 3 */
3516 #define EXTI_FTSR_TR4 ((uint32_t)0x00000010) /*!< Falling trigger event configuration bit of line 4 */
3517 #define EXTI_FTSR_TR5 ((uint32_t)0x00000020) /*!< Falling trigger event configuration bit of line 5 */
3518 #define EXTI_FTSR_TR6 ((uint32_t)0x00000040) /*!< Falling trigger event configuration bit of line 6 */
3519 #define EXTI_FTSR_TR7 ((uint32_t)0x00000080) /*!< Falling trigger event configuration bit of line 7 */
3520 #define EXTI_FTSR_TR8 ((uint32_t)0x00000100) /*!< Falling trigger event configuration bit of line 8 */
3521 #define EXTI_FTSR_TR9 ((uint32_t)0x00000200) /*!< Falling trigger event configuration bit of line 9 */
3522 #define EXTI_FTSR_TR10 ((uint32_t)0x00000400) /*!< Falling trigger event configuration bit of line 10 */
3523 #define EXTI_FTSR_TR11 ((uint32_t)0x00000800) /*!< Falling trigger event configuration bit of line 11 */
3524 #define EXTI_FTSR_TR12 ((uint32_t)0x00001000) /*!< Falling trigger event configuration bit of line 12 */
3525 #define EXTI_FTSR_TR13 ((uint32_t)0x00002000) /*!< Falling trigger event configuration bit of line 13 */
3526 #define EXTI_FTSR_TR14 ((uint32_t)0x00004000) /*!< Falling trigger event configuration bit of line 14 */
3527 #define EXTI_FTSR_TR15 ((uint32_t)0x00008000) /*!< Falling trigger event configuration bit of line 15 */
3528 #define EXTI_FTSR_TR16 ((uint32_t)0x00010000) /*!< Falling trigger event configuration bit of line 16 */
3529 #define EXTI_FTSR_TR17 ((uint32_t)0x00020000) /*!< Falling trigger event configuration bit of line 17 */
3530 #define EXTI_FTSR_TR18 ((uint32_t)0x00040000) /*!< Falling trigger event configuration bit of line 18 */
3531 #define EXTI_FTSR_TR19 ((uint32_t)0x00080000) /*!< Falling trigger event configuration bit of line 19 */
3532
3533 /****************** Bit definition for EXTI_SWIER register ******************/
3534 #define EXTI_SWIER_SWIER0 ((uint32_t)0x00000001) /*!< Software Interrupt on line 0 */
3535 #define EXTI_SWIER_SWIER1 ((uint32_t)0x00000002) /*!< Software Interrupt on line 1 */
3536 #define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004) /*!< Software Interrupt on line 2 */
3537 #define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008) /*!< Software Interrupt on line 3 */
3538 #define EXTI_SWIER_SWIER4 ((uint32_t)0x00000010) /*!< Software Interrupt on line 4 */
3539 #define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020) /*!< Software Interrupt on line 5 */
3540 #define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040) /*!< Software Interrupt on line 6 */
3541 #define EXTI_SWIER_SWIER7 ((uint32_t)0x00000080) /*!< Software Interrupt on line 7 */
3542 #define EXTI_SWIER_SWIER8 ((uint32_t)0x00000100) /*!< Software Interrupt on line 8 */
3543 #define EXTI_SWIER_SWIER9 ((uint32_t)0x00000200) /*!< Software Interrupt on line 9 */
3544 #define EXTI_SWIER_SWIER10 ((uint32_t)0x00000400) /*!< Software Interrupt on line 10 */
3545 #define EXTI_SWIER_SWIER11 ((uint32_t)0x00000800) /*!< Software Interrupt on line 11 */
3546 #define EXTI_SWIER_SWIER12 ((uint32_t)0x00001000) /*!< Software Interrupt on line 12 */
3547 #define EXTI_SWIER_SWIER13 ((uint32_t)0x00002000) /*!< Software Interrupt on line 13 */
3548 #define EXTI_SWIER_SWIER14 ((uint32_t)0x00004000) /*!< Software Interrupt on line 14 */
3549 #define EXTI_SWIER_SWIER15 ((uint32_t)0x00008000) /*!< Software Interrupt on line 15 */
3550 #define EXTI_SWIER_SWIER16 ((uint32_t)0x00010000) /*!< Software Interrupt on line 16 */
3551 #define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000) /*!< Software Interrupt on line 17 */
3552 #define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000) /*!< Software Interrupt on line 18 */
3553 #define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000) /*!< Software Interrupt on line 19 */
3554
3555 /******************* Bit definition for EXTI_PR register ********************/
3556 #define EXTI_PR_PR0 ((uint32_t)0x00000001) /*!< Pending bit for line 0 */
3557 #define EXTI_PR_PR1 ((uint32_t)0x00000002) /*!< Pending bit for line 1 */
3558 #define EXTI_PR_PR2 ((uint32_t)0x00000004) /*!< Pending bit for line 2 */
3559 #define EXTI_PR_PR3 ((uint32_t)0x00000008) /*!< Pending bit for line 3 */
3560 #define EXTI_PR_PR4 ((uint32_t)0x00000010) /*!< Pending bit for line 4 */
3561 #define EXTI_PR_PR5 ((uint32_t)0x00000020) /*!< Pending bit for line 5 */
3562 #define EXTI_PR_PR6 ((uint32_t)0x00000040) /*!< Pending bit for line 6 */
3563 #define EXTI_PR_PR7 ((uint32_t)0x00000080) /*!< Pending bit for line 7 */
3564 #define EXTI_PR_PR8 ((uint32_t)0x00000100) /*!< Pending bit for line 8 */
3565 #define EXTI_PR_PR9 ((uint32_t)0x00000200) /*!< Pending bit for line 9 */
3566 #define EXTI_PR_PR10 ((uint32_t)0x00000400) /*!< Pending bit for line 10 */
3567 #define EXTI_PR_PR11 ((uint32_t)0x00000800) /*!< Pending bit for line 11 */
3568 #define EXTI_PR_PR12 ((uint32_t)0x00001000) /*!< Pending bit for line 12 */
3569 #define EXTI_PR_PR13 ((uint32_t)0x00002000) /*!< Pending bit for line 13 */
3570 #define EXTI_PR_PR14 ((uint32_t)0x00004000) /*!< Pending bit for line 14 */
3571 #define EXTI_PR_PR15 ((uint32_t)0x00008000) /*!< Pending bit for line 15 */
3572 #define EXTI_PR_PR16 ((uint32_t)0x00010000) /*!< Pending bit for line 16 */
3573 #define EXTI_PR_PR17 ((uint32_t)0x00020000) /*!< Pending bit for line 17 */
3574 #define EXTI_PR_PR18 ((uint32_t)0x00040000) /*!< Pending bit for line 18 */
3575 #define EXTI_PR_PR19 ((uint32_t)0x00080000) /*!< Pending bit for line 19 */
3576
3577 /******************************************************************************/
3578 /* */
3579 /* FLASH */
3580 /* */
3581 /******************************************************************************/
3582 /******************* Bits definition for FLASH_ACR register *****************/
3583 #define FLASH_ACR_LATENCY ((uint32_t)0x0000000F)
3584 #define FLASH_ACR_LATENCY_0WS ((uint32_t)0x00000000)
3585 #define FLASH_ACR_LATENCY_1WS ((uint32_t)0x00000001)
3586 #define FLASH_ACR_LATENCY_2WS ((uint32_t)0x00000002)
3587 #define FLASH_ACR_LATENCY_3WS ((uint32_t)0x00000003)
3588 #define FLASH_ACR_LATENCY_4WS ((uint32_t)0x00000004)
3589 #define FLASH_ACR_LATENCY_5WS ((uint32_t)0x00000005)
3590 #define FLASH_ACR_LATENCY_6WS ((uint32_t)0x00000006)
3591 #define FLASH_ACR_LATENCY_7WS ((uint32_t)0x00000007)
3592 #define FLASH_ACR_LATENCY_8WS ((uint32_t)0x00000008)
3593 #define FLASH_ACR_LATENCY_9WS ((uint32_t)0x00000009)
3594 #define FLASH_ACR_LATENCY_10WS ((uint32_t)0x0000000A)
3595 #define FLASH_ACR_LATENCY_11WS ((uint32_t)0x0000000B)
3596 #define FLASH_ACR_LATENCY_12WS ((uint32_t)0x0000000C)
3597 #define FLASH_ACR_LATENCY_13WS ((uint32_t)0x0000000D)
3598 #define FLASH_ACR_LATENCY_14WS ((uint32_t)0x0000000E)
3599 #define FLASH_ACR_LATENCY_15WS ((uint32_t)0x0000000F)
3600 #define FLASH_ACR_PRFTEN ((uint32_t)0x00000100)
3601 #define FLASH_ACR_ICEN ((uint32_t)0x00000200)
3602 #define FLASH_ACR_DCEN ((uint32_t)0x00000400)
3603 #define FLASH_ACR_ICRST ((uint32_t)0x00000800)
3604 #define FLASH_ACR_DCRST ((uint32_t)0x00001000)
3605 #define FLASH_ACR_BYTE0_ADDRESS ((uint32_t)0x40023C00)
3606 #define FLASH_ACR_BYTE2_ADDRESS ((uint32_t)0x40023C03)
3607
3608 /******************* Bits definition for FLASH_SR register ******************/
3609 #define FLASH_SR_EOP ((uint32_t)0x00000001)
3610 #define FLASH_SR_SOP ((uint32_t)0x00000002)
3611 #define FLASH_SR_WRPERR ((uint32_t)0x00000010)
3612 #define FLASH_SR_PGAERR ((uint32_t)0x00000020)
3613 #define FLASH_SR_PGPERR ((uint32_t)0x00000040)
3614 #define FLASH_SR_PGSERR ((uint32_t)0x00000080)
3615 #define FLASH_SR_BSY ((uint32_t)0x00010000)
3616
3617 /******************* Bits definition for FLASH_CR register ******************/
3618 #define FLASH_CR_PG ((uint32_t)0x00000001)
3619 #define FLASH_CR_SER ((uint32_t)0x00000002)
3620 #define FLASH_CR_MER ((uint32_t)0x00000004)
3621 #define FLASH_CR_MER1 FLASH_CR_MER
3622 #define FLASH_CR_SNB ((uint32_t)0x000000F8)
3623 #define FLASH_CR_SNB_0 ((uint32_t)0x00000008)
3624 #define FLASH_CR_SNB_1 ((uint32_t)0x00000010)
3625 #define FLASH_CR_SNB_2 ((uint32_t)0x00000020)
3626 #define FLASH_CR_SNB_3 ((uint32_t)0x00000040)
3627 #define FLASH_CR_SNB_4 ((uint32_t)0x00000080)
3628 #define FLASH_CR_PSIZE ((uint32_t)0x00000300)
3629 #define FLASH_CR_PSIZE_0 ((uint32_t)0x00000100)
3630 #define FLASH_CR_PSIZE_1 ((uint32_t)0x00000200)
3631 #define FLASH_CR_MER2 ((uint32_t)0x00008000)
3632 #define FLASH_CR_STRT ((uint32_t)0x00010000)
3633 #define FLASH_CR_EOPIE ((uint32_t)0x01000000)
3634 #define FLASH_CR_LOCK ((uint32_t)0x80000000)
3635
3636 /******************* Bits definition for FLASH_OPTCR register ***************/
3637 #define FLASH_OPTCR_OPTLOCK ((uint32_t)0x00000001)
3638 #define FLASH_OPTCR_OPTSTRT ((uint32_t)0x00000002)
3639 #define FLASH_OPTCR_BOR_LEV_0 ((uint32_t)0x00000004)
3640 #define FLASH_OPTCR_BOR_LEV_1 ((uint32_t)0x00000008)
3641 #define FLASH_OPTCR_BOR_LEV ((uint32_t)0x0000000C)
3642 #define FLASH_OPTCR_BFB2 ((uint32_t)0x00000010)
3643 #define FLASH_OPTCR_WDG_SW ((uint32_t)0x00000020)
3644 #define FLASH_OPTCR_nRST_STOP ((uint32_t)0x00000040)
3645 #define FLASH_OPTCR_nRST_STDBY ((uint32_t)0x00000080)
3646 #define FLASH_OPTCR_RDP ((uint32_t)0x0000FF00)
3647 #define FLASH_OPTCR_RDP_0 ((uint32_t)0x00000100)
3648 #define FLASH_OPTCR_RDP_1 ((uint32_t)0x00000200)
3649 #define FLASH_OPTCR_RDP_2 ((uint32_t)0x00000400)
3650 #define FLASH_OPTCR_RDP_3 ((uint32_t)0x00000800)
3651 #define FLASH_OPTCR_RDP_4 ((uint32_t)0x00001000)
3652 #define FLASH_OPTCR_RDP_5 ((uint32_t)0x00002000)
3653 #define FLASH_OPTCR_RDP_6 ((uint32_t)0x00004000)
3654 #define FLASH_OPTCR_RDP_7 ((uint32_t)0x00008000)
3655 #define FLASH_OPTCR_nWRP ((uint32_t)0x0FFF0000)
3656 #define FLASH_OPTCR_nWRP_0 ((uint32_t)0x00010000)
3657 #define FLASH_OPTCR_nWRP_1 ((uint32_t)0x00020000)
3658 #define FLASH_OPTCR_nWRP_2 ((uint32_t)0x00040000)
3659 #define FLASH_OPTCR_nWRP_3 ((uint32_t)0x00080000)
3660 #define FLASH_OPTCR_nWRP_4 ((uint32_t)0x00100000)
3661 #define FLASH_OPTCR_nWRP_5 ((uint32_t)0x00200000)
3662 #define FLASH_OPTCR_nWRP_6 ((uint32_t)0x00400000)
3663 #define FLASH_OPTCR_nWRP_7 ((uint32_t)0x00800000)
3664 #define FLASH_OPTCR_nWRP_8 ((uint32_t)0x01000000)
3665 #define FLASH_OPTCR_nWRP_9 ((uint32_t)0x02000000)
3666 #define FLASH_OPTCR_nWRP_10 ((uint32_t)0x04000000)
3667 #define FLASH_OPTCR_nWRP_11 ((uint32_t)0x08000000)
3668 #define FLASH_OPTCR_DB1M ((uint32_t)0x40000000)
3669 #define FLASH_OPTCR_SPRMOD ((uint32_t)0x80000000)
3670
3671 /****************** Bits definition for FLASH_OPTCR1 register ***************/
3672 #define FLASH_OPTCR1_nWRP ((uint32_t)0x0FFF0000)
3673 #define FLASH_OPTCR1_nWRP_0 ((uint32_t)0x00010000)
3674 #define FLASH_OPTCR1_nWRP_1 ((uint32_t)0x00020000)
3675 #define FLASH_OPTCR1_nWRP_2 ((uint32_t)0x00040000)
3676 #define FLASH_OPTCR1_nWRP_3 ((uint32_t)0x00080000)
3677 #define FLASH_OPTCR1_nWRP_4 ((uint32_t)0x00100000)
3678 #define FLASH_OPTCR1_nWRP_5 ((uint32_t)0x00200000)
3679 #define FLASH_OPTCR1_nWRP_6 ((uint32_t)0x00400000)
3680 #define FLASH_OPTCR1_nWRP_7 ((uint32_t)0x00800000)
3681 #define FLASH_OPTCR1_nWRP_8 ((uint32_t)0x01000000)
3682 #define FLASH_OPTCR1_nWRP_9 ((uint32_t)0x02000000)
3683 #define FLASH_OPTCR1_nWRP_10 ((uint32_t)0x04000000)
3684 #define FLASH_OPTCR1_nWRP_11 ((uint32_t)0x08000000)
3685
3686 /******************************************************************************/
3687 /* */
3688 /* Flexible Memory Controller */
3689 /* */
3690 /******************************************************************************/
3691 /****************** Bit definition for FMC_BCR1 register *******************/
3692 #define FMC_BCR1_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
3693 #define FMC_BCR1_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
3694
3695 #define FMC_BCR1_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
3696 #define FMC_BCR1_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
3697 #define FMC_BCR1_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
3698
3699 #define FMC_BCR1_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
3700 #define FMC_BCR1_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
3701 #define FMC_BCR1_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
3702
3703 #define FMC_BCR1_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
3704 #define FMC_BCR1_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
3705 #define FMC_BCR1_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
3706 #define FMC_BCR1_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
3707 #define FMC_BCR1_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
3708 #define FMC_BCR1_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
3709 #define FMC_BCR1_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
3710 #define FMC_BCR1_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
3711 #define FMC_BCR1_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
3712 #define FMC_BCR1_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
3713 #define FMC_BCR1_CCLKEN ((uint32_t)0x00100000) /*!<Continous clock enable */
3714
3715 /****************** Bit definition for FMC_BCR2 register *******************/
3716 #define FMC_BCR2_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
3717 #define FMC_BCR2_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
3718
3719 #define FMC_BCR2_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
3720 #define FMC_BCR2_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
3721 #define FMC_BCR2_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
3722
3723 #define FMC_BCR2_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
3724 #define FMC_BCR2_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
3725 #define FMC_BCR2_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
3726
3727 #define FMC_BCR2_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
3728 #define FMC_BCR2_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
3729 #define FMC_BCR2_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
3730 #define FMC_BCR2_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
3731 #define FMC_BCR2_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
3732 #define FMC_BCR2_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
3733 #define FMC_BCR2_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
3734 #define FMC_BCR2_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
3735 #define FMC_BCR2_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
3736 #define FMC_BCR2_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
3737
3738 /****************** Bit definition for FMC_BCR3 register *******************/
3739 #define FMC_BCR3_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
3740 #define FMC_BCR3_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
3741
3742 #define FMC_BCR3_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
3743 #define FMC_BCR3_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
3744 #define FMC_BCR3_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
3745
3746 #define FMC_BCR3_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
3747 #define FMC_BCR3_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
3748 #define FMC_BCR3_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
3749
3750 #define FMC_BCR3_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
3751 #define FMC_BCR3_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
3752 #define FMC_BCR3_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
3753 #define FMC_BCR3_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
3754 #define FMC_BCR3_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
3755 #define FMC_BCR3_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
3756 #define FMC_BCR3_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
3757 #define FMC_BCR3_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
3758 #define FMC_BCR3_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
3759 #define FMC_BCR3_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
3760
3761 /****************** Bit definition for FMC_BCR4 register *******************/
3762 #define FMC_BCR4_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
3763 #define FMC_BCR4_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
3764
3765 #define FMC_BCR4_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
3766 #define FMC_BCR4_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
3767 #define FMC_BCR4_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
3768
3769 #define FMC_BCR4_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
3770 #define FMC_BCR4_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
3771 #define FMC_BCR4_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
3772
3773 #define FMC_BCR4_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
3774 #define FMC_BCR4_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
3775 #define FMC_BCR4_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
3776 #define FMC_BCR4_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
3777 #define FMC_BCR4_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
3778 #define FMC_BCR4_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
3779 #define FMC_BCR4_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
3780 #define FMC_BCR4_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
3781 #define FMC_BCR4_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
3782 #define FMC_BCR4_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
3783
3784 /****************** Bit definition for FMC_BTR1 register ******************/
3785 #define FMC_BTR1_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
3786 #define FMC_BTR1_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
3787 #define FMC_BTR1_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
3788 #define FMC_BTR1_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
3789 #define FMC_BTR1_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
3790
3791 #define FMC_BTR1_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
3792 #define FMC_BTR1_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
3793 #define FMC_BTR1_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
3794 #define FMC_BTR1_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
3795 #define FMC_BTR1_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
3796
3797 #define FMC_BTR1_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
3798 #define FMC_BTR1_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
3799 #define FMC_BTR1_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
3800 #define FMC_BTR1_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
3801 #define FMC_BTR1_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
3802 #define FMC_BTR1_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
3803 #define FMC_BTR1_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
3804 #define FMC_BTR1_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
3805 #define FMC_BTR1_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
3806
3807 #define FMC_BTR1_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
3808 #define FMC_BTR1_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
3809 #define FMC_BTR1_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
3810 #define FMC_BTR1_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
3811 #define FMC_BTR1_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
3812
3813 #define FMC_BTR1_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
3814 #define FMC_BTR1_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
3815 #define FMC_BTR1_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
3816 #define FMC_BTR1_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
3817 #define FMC_BTR1_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
3818
3819 #define FMC_BTR1_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
3820 #define FMC_BTR1_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
3821 #define FMC_BTR1_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
3822 #define FMC_BTR1_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
3823 #define FMC_BTR1_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
3824
3825 #define FMC_BTR1_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
3826 #define FMC_BTR1_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
3827 #define FMC_BTR1_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
3828
3829 /****************** Bit definition for FMC_BTR2 register *******************/
3830 #define FMC_BTR2_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
3831 #define FMC_BTR2_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
3832 #define FMC_BTR2_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
3833 #define FMC_BTR2_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
3834 #define FMC_BTR2_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
3835
3836 #define FMC_BTR2_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
3837 #define FMC_BTR2_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
3838 #define FMC_BTR2_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
3839 #define FMC_BTR2_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
3840 #define FMC_BTR2_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
3841
3842 #define FMC_BTR2_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
3843 #define FMC_BTR2_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
3844 #define FMC_BTR2_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
3845 #define FMC_BTR2_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
3846 #define FMC_BTR2_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
3847 #define FMC_BTR2_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
3848 #define FMC_BTR2_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
3849 #define FMC_BTR2_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
3850 #define FMC_BTR2_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
3851
3852 #define FMC_BTR2_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
3853 #define FMC_BTR2_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
3854 #define FMC_BTR2_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
3855 #define FMC_BTR2_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
3856 #define FMC_BTR2_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
3857
3858 #define FMC_BTR2_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
3859 #define FMC_BTR2_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
3860 #define FMC_BTR2_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
3861 #define FMC_BTR2_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
3862 #define FMC_BTR2_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
3863
3864 #define FMC_BTR2_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
3865 #define FMC_BTR2_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
3866 #define FMC_BTR2_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
3867 #define FMC_BTR2_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
3868 #define FMC_BTR2_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
3869
3870 #define FMC_BTR2_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
3871 #define FMC_BTR2_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
3872 #define FMC_BTR2_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
3873
3874 /******************* Bit definition for FMC_BTR3 register *******************/
3875 #define FMC_BTR3_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
3876 #define FMC_BTR3_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
3877 #define FMC_BTR3_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
3878 #define FMC_BTR3_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
3879 #define FMC_BTR3_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
3880
3881 #define FMC_BTR3_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
3882 #define FMC_BTR3_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
3883 #define FMC_BTR3_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
3884 #define FMC_BTR3_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
3885 #define FMC_BTR3_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
3886
3887 #define FMC_BTR3_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
3888 #define FMC_BTR3_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
3889 #define FMC_BTR3_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
3890 #define FMC_BTR3_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
3891 #define FMC_BTR3_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
3892 #define FMC_BTR3_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
3893 #define FMC_BTR3_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
3894 #define FMC_BTR3_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
3895 #define FMC_BTR3_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
3896
3897 #define FMC_BTR3_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
3898 #define FMC_BTR3_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
3899 #define FMC_BTR3_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
3900 #define FMC_BTR3_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
3901 #define FMC_BTR3_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
3902
3903 #define FMC_BTR3_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
3904 #define FMC_BTR3_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
3905 #define FMC_BTR3_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
3906 #define FMC_BTR3_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
3907 #define FMC_BTR3_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
3908
3909 #define FMC_BTR3_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
3910 #define FMC_BTR3_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
3911 #define FMC_BTR3_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
3912 #define FMC_BTR3_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
3913 #define FMC_BTR3_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
3914
3915 #define FMC_BTR3_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
3916 #define FMC_BTR3_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
3917 #define FMC_BTR3_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
3918
3919 /****************** Bit definition for FMC_BTR4 register *******************/
3920 #define FMC_BTR4_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
3921 #define FMC_BTR4_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
3922 #define FMC_BTR4_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
3923 #define FMC_BTR4_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
3924 #define FMC_BTR4_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
3925
3926 #define FMC_BTR4_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
3927 #define FMC_BTR4_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
3928 #define FMC_BTR4_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
3929 #define FMC_BTR4_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
3930 #define FMC_BTR4_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
3931
3932 #define FMC_BTR4_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
3933 #define FMC_BTR4_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
3934 #define FMC_BTR4_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
3935 #define FMC_BTR4_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
3936 #define FMC_BTR4_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
3937 #define FMC_BTR4_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
3938 #define FMC_BTR4_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
3939 #define FMC_BTR4_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
3940 #define FMC_BTR4_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
3941
3942 #define FMC_BTR4_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
3943 #define FMC_BTR4_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
3944 #define FMC_BTR4_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
3945 #define FMC_BTR4_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
3946 #define FMC_BTR4_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
3947
3948 #define FMC_BTR4_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
3949 #define FMC_BTR4_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
3950 #define FMC_BTR4_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
3951 #define FMC_BTR4_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
3952 #define FMC_BTR4_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
3953
3954 #define FMC_BTR4_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
3955 #define FMC_BTR4_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
3956 #define FMC_BTR4_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
3957 #define FMC_BTR4_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
3958 #define FMC_BTR4_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
3959
3960 #define FMC_BTR4_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
3961 #define FMC_BTR4_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
3962 #define FMC_BTR4_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
3963
3964 /****************** Bit definition for FMC_BWTR1 register ******************/
3965 #define FMC_BWTR1_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
3966 #define FMC_BWTR1_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
3967 #define FMC_BWTR1_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
3968 #define FMC_BWTR1_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
3969 #define FMC_BWTR1_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
3970
3971 #define FMC_BWTR1_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
3972 #define FMC_BWTR1_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
3973 #define FMC_BWTR1_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
3974 #define FMC_BWTR1_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
3975 #define FMC_BWTR1_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
3976
3977 #define FMC_BWTR1_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
3978 #define FMC_BWTR1_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
3979 #define FMC_BWTR1_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
3980 #define FMC_BWTR1_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
3981 #define FMC_BWTR1_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
3982 #define FMC_BWTR1_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
3983 #define FMC_BWTR1_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
3984 #define FMC_BWTR1_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
3985 #define FMC_BWTR1_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
3986
3987 #define FMC_BWTR1_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
3988 #define FMC_BWTR1_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
3989 #define FMC_BWTR1_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
3990 #define FMC_BWTR1_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
3991 #define FMC_BWTR1_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
3992
3993 #define FMC_BWTR1_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
3994 #define FMC_BWTR1_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
3995 #define FMC_BWTR1_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
3996 #define FMC_BWTR1_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
3997 #define FMC_BWTR1_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
3998
3999 #define FMC_BWTR1_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
4000 #define FMC_BWTR1_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
4001 #define FMC_BWTR1_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
4002
4003 /****************** Bit definition for FMC_BWTR2 register ******************/
4004 #define FMC_BWTR2_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
4005 #define FMC_BWTR2_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4006 #define FMC_BWTR2_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4007 #define FMC_BWTR2_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4008 #define FMC_BWTR2_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4009
4010 #define FMC_BWTR2_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
4011 #define FMC_BWTR2_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
4012 #define FMC_BWTR2_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
4013 #define FMC_BWTR2_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
4014 #define FMC_BWTR2_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
4015
4016 #define FMC_BWTR2_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
4017 #define FMC_BWTR2_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
4018 #define FMC_BWTR2_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
4019 #define FMC_BWTR2_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
4020 #define FMC_BWTR2_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
4021 #define FMC_BWTR2_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
4022 #define FMC_BWTR2_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
4023 #define FMC_BWTR2_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
4024 #define FMC_BWTR2_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
4025
4026 #define FMC_BWTR2_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
4027 #define FMC_BWTR2_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
4028 #define FMC_BWTR2_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1*/
4029 #define FMC_BWTR2_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
4030 #define FMC_BWTR2_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
4031
4032 #define FMC_BWTR2_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
4033 #define FMC_BWTR2_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
4034 #define FMC_BWTR2_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
4035 #define FMC_BWTR2_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
4036 #define FMC_BWTR2_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
4037
4038 #define FMC_BWTR2_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
4039 #define FMC_BWTR2_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
4040 #define FMC_BWTR2_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
4041
4042 /****************** Bit definition for FMC_BWTR3 register ******************/
4043 #define FMC_BWTR3_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
4044 #define FMC_BWTR3_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4045 #define FMC_BWTR3_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4046 #define FMC_BWTR3_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4047 #define FMC_BWTR3_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4048
4049 #define FMC_BWTR3_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
4050 #define FMC_BWTR3_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
4051 #define FMC_BWTR3_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
4052 #define FMC_BWTR3_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
4053 #define FMC_BWTR3_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
4054
4055 #define FMC_BWTR3_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
4056 #define FMC_BWTR3_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
4057 #define FMC_BWTR3_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
4058 #define FMC_BWTR3_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
4059 #define FMC_BWTR3_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
4060 #define FMC_BWTR3_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
4061 #define FMC_BWTR3_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
4062 #define FMC_BWTR3_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
4063 #define FMC_BWTR3_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
4064
4065 #define FMC_BWTR3_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
4066 #define FMC_BWTR3_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
4067 #define FMC_BWTR3_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
4068 #define FMC_BWTR3_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
4069 #define FMC_BWTR3_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
4070
4071 #define FMC_BWTR3_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
4072 #define FMC_BWTR3_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
4073 #define FMC_BWTR3_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
4074 #define FMC_BWTR3_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
4075 #define FMC_BWTR3_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
4076
4077 #define FMC_BWTR3_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
4078 #define FMC_BWTR3_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
4079 #define FMC_BWTR3_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
4080
4081 /****************** Bit definition for FMC_BWTR4 register ******************/
4082 #define FMC_BWTR4_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
4083 #define FMC_BWTR4_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4084 #define FMC_BWTR4_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4085 #define FMC_BWTR4_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4086 #define FMC_BWTR4_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4087
4088 #define FMC_BWTR4_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
4089 #define FMC_BWTR4_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
4090 #define FMC_BWTR4_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
4091 #define FMC_BWTR4_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
4092 #define FMC_BWTR4_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
4093
4094 #define FMC_BWTR4_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
4095 #define FMC_BWTR4_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
4096 #define FMC_BWTR4_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
4097 #define FMC_BWTR4_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
4098 #define FMC_BWTR4_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
4099 #define FMC_BWTR4_DATAST_4 ((uint32_t)0x00001000) /*!<Bit 4 */
4100 #define FMC_BWTR4_DATAST_5 ((uint32_t)0x00002000) /*!<Bit 5 */
4101 #define FMC_BWTR4_DATAST_6 ((uint32_t)0x00004000) /*!<Bit 6 */
4102 #define FMC_BWTR4_DATAST_7 ((uint32_t)0x00008000) /*!<Bit 7 */
4103
4104 #define FMC_BWTR4_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
4105 #define FMC_BWTR4_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
4106 #define FMC_BWTR4_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
4107 #define FMC_BWTR4_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
4108 #define FMC_BWTR4_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
4109
4110 #define FMC_BWTR4_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
4111 #define FMC_BWTR4_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
4112 #define FMC_BWTR4_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
4113 #define FMC_BWTR4_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
4114 #define FMC_BWTR4_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
4115
4116 #define FMC_BWTR4_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
4117 #define FMC_BWTR4_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
4118 #define FMC_BWTR4_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
4119
4120 /****************** Bit definition for FMC_PCR2 register *******************/
4121 #define FMC_PCR2_PWAITEN ((uint32_t)0x00000002) /*!<Wait feature enable bit */
4122 #define FMC_PCR2_PBKEN ((uint32_t)0x00000004) /*!<PC Card/NAND Flash memory bank enable bit */
4123 #define FMC_PCR2_PTYP ((uint32_t)0x00000008) /*!<Memory type */
4124
4125 #define FMC_PCR2_PWID ((uint32_t)0x00000030) /*!<PWID[1:0] bits (NAND Flash databus width) */
4126 #define FMC_PCR2_PWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
4127 #define FMC_PCR2_PWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
4128
4129 #define FMC_PCR2_ECCEN ((uint32_t)0x00000040) /*!<ECC computation logic enable bit */
4130
4131 #define FMC_PCR2_TCLR ((uint32_t)0x00001E00) /*!<TCLR[3:0] bits (CLE to RE delay) */
4132 #define FMC_PCR2_TCLR_0 ((uint32_t)0x00000200) /*!<Bit 0 */
4133 #define FMC_PCR2_TCLR_1 ((uint32_t)0x00000400) /*!<Bit 1 */
4134 #define FMC_PCR2_TCLR_2 ((uint32_t)0x00000800) /*!<Bit 2 */
4135 #define FMC_PCR2_TCLR_3 ((uint32_t)0x00001000) /*!<Bit 3 */
4136
4137 #define FMC_PCR2_TAR ((uint32_t)0x0001E000) /*!<TAR[3:0] bits (ALE to RE delay) */
4138 #define FMC_PCR2_TAR_0 ((uint32_t)0x00002000) /*!<Bit 0 */
4139 #define FMC_PCR2_TAR_1 ((uint32_t)0x00004000) /*!<Bit 1 */
4140 #define FMC_PCR2_TAR_2 ((uint32_t)0x00008000) /*!<Bit 2 */
4141 #define FMC_PCR2_TAR_3 ((uint32_t)0x00010000) /*!<Bit 3 */
4142
4143 #define FMC_PCR2_ECCPS ((uint32_t)0x000E0000) /*!<ECCPS[1:0] bits (ECC page size) */
4144 #define FMC_PCR2_ECCPS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
4145 #define FMC_PCR2_ECCPS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
4146 #define FMC_PCR2_ECCPS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
4147
4148 /****************** Bit definition for FMC_PCR3 register *******************/
4149 #define FMC_PCR3_PWAITEN ((uint32_t)0x00000002) /*!<Wait feature enable bit */
4150 #define FMC_PCR3_PBKEN ((uint32_t)0x00000004) /*!<PC Card/NAND Flash memory bank enable bit */
4151 #define FMC_PCR3_PTYP ((uint32_t)0x00000008) /*!<Memory type */
4152
4153 #define FMC_PCR3_PWID ((uint32_t)0x00000030) /*!<PWID[1:0] bits (NAND Flash databus width) */
4154 #define FMC_PCR3_PWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
4155 #define FMC_PCR3_PWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
4156
4157 #define FMC_PCR3_ECCEN ((uint32_t)0x00000040) /*!<ECC computation logic enable bit */
4158
4159 #define FMC_PCR3_TCLR ((uint32_t)0x00001E00) /*!<TCLR[3:0] bits (CLE to RE delay) */
4160 #define FMC_PCR3_TCLR_0 ((uint32_t)0x00000200) /*!<Bit 0 */
4161 #define FMC_PCR3_TCLR_1 ((uint32_t)0x00000400) /*!<Bit 1 */
4162 #define FMC_PCR3_TCLR_2 ((uint32_t)0x00000800) /*!<Bit 2 */
4163 #define FMC_PCR3_TCLR_3 ((uint32_t)0x00001000) /*!<Bit 3 */
4164
4165 #define FMC_PCR3_TAR ((uint32_t)0x0001E000) /*!<TAR[3:0] bits (ALE to RE delay) */
4166 #define FMC_PCR3_TAR_0 ((uint32_t)0x00002000) /*!<Bit 0 */
4167 #define FMC_PCR3_TAR_1 ((uint32_t)0x00004000) /*!<Bit 1 */
4168 #define FMC_PCR3_TAR_2 ((uint32_t)0x00008000) /*!<Bit 2 */
4169 #define FMC_PCR3_TAR_3 ((uint32_t)0x00010000) /*!<Bit 3 */
4170
4171 #define FMC_PCR3_ECCPS ((uint32_t)0x000E0000) /*!<ECCPS[2:0] bits (ECC page size) */
4172 #define FMC_PCR3_ECCPS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
4173 #define FMC_PCR3_ECCPS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
4174 #define FMC_PCR3_ECCPS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
4175
4176 /****************** Bit definition for FMC_PCR4 register *******************/
4177 #define FMC_PCR4_PWAITEN ((uint32_t)0x00000002) /*!<Wait feature enable bit */
4178 #define FMC_PCR4_PBKEN ((uint32_t)0x00000004) /*!<PC Card/NAND Flash memory bank enable bit */
4179 #define FMC_PCR4_PTYP ((uint32_t)0x00000008) /*!<Memory type */
4180
4181 #define FMC_PCR4_PWID ((uint32_t)0x00000030) /*!<PWID[1:0] bits (NAND Flash databus width) */
4182 #define FMC_PCR4_PWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
4183 #define FMC_PCR4_PWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
4184
4185 #define FMC_PCR4_ECCEN ((uint32_t)0x00000040) /*!<ECC computation logic enable bit */
4186
4187 #define FMC_PCR4_TCLR ((uint32_t)0x00001E00) /*!<TCLR[3:0] bits (CLE to RE delay) */
4188 #define FMC_PCR4_TCLR_0 ((uint32_t)0x00000200) /*!<Bit 0 */
4189 #define FMC_PCR4_TCLR_1 ((uint32_t)0x00000400) /*!<Bit 1 */
4190 #define FMC_PCR4_TCLR_2 ((uint32_t)0x00000800) /*!<Bit 2 */
4191 #define FMC_PCR4_TCLR_3 ((uint32_t)0x00001000) /*!<Bit 3 */
4192
4193 #define FMC_PCR4_TAR ((uint32_t)0x0001E000) /*!<TAR[3:0] bits (ALE to RE delay) */
4194 #define FMC_PCR4_TAR_0 ((uint32_t)0x00002000) /*!<Bit 0 */
4195 #define FMC_PCR4_TAR_1 ((uint32_t)0x00004000) /*!<Bit 1 */
4196 #define FMC_PCR4_TAR_2 ((uint32_t)0x00008000) /*!<Bit 2 */
4197 #define FMC_PCR4_TAR_3 ((uint32_t)0x00010000) /*!<Bit 3 */
4198
4199 #define FMC_PCR4_ECCPS ((uint32_t)0x000E0000) /*!<ECCPS[2:0] bits (ECC page size) */
4200 #define FMC_PCR4_ECCPS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
4201 #define FMC_PCR4_ECCPS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
4202 #define FMC_PCR4_ECCPS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
4203
4204 /******************* Bit definition for FMC_SR2 register *******************/
4205 #define FMC_SR2_IRS ((uint32_t)0x01) /*!<Interrupt Rising Edge status */
4206 #define FMC_SR2_ILS ((uint32_t)0x02) /*!<Interrupt Level status */
4207 #define FMC_SR2_IFS ((uint32_t)0x04) /*!<Interrupt Falling Edge status */
4208 #define FMC_SR2_IREN ((uint32_t)0x08) /*!<Interrupt Rising Edge detection Enable bit */
4209 #define FMC_SR2_ILEN ((uint32_t)0x10) /*!<Interrupt Level detection Enable bit */
4210 #define FMC_SR2_IFEN ((uint32_t)0x20) /*!<Interrupt Falling Edge detection Enable bit */
4211 #define FMC_SR2_FEMPT ((uint32_t)0x40) /*!<FIFO empty */
4212
4213 /******************* Bit definition for FMC_SR3 register *******************/
4214 #define FMC_SR3_IRS ((uint32_t)0x01) /*!<Interrupt Rising Edge status */
4215 #define FMC_SR3_ILS ((uint32_t)0x02) /*!<Interrupt Level status */
4216 #define FMC_SR3_IFS ((uint32_t)0x04) /*!<Interrupt Falling Edge status */
4217 #define FMC_SR3_IREN ((uint32_t)0x08) /*!<Interrupt Rising Edge detection Enable bit */
4218 #define FMC_SR3_ILEN ((uint32_t)0x10) /*!<Interrupt Level detection Enable bit */
4219 #define FMC_SR3_IFEN ((uint32_t)0x20) /*!<Interrupt Falling Edge detection Enable bit */
4220 #define FMC_SR3_FEMPT ((uint32_t)0x40) /*!<FIFO empty */
4221
4222 /******************* Bit definition for FMC_SR4 register *******************/
4223 #define FMC_SR4_IRS ((uint32_t)0x01) /*!<Interrupt Rising Edge status */
4224 #define FMC_SR4_ILS ((uint32_t)0x02) /*!<Interrupt Level status */
4225 #define FMC_SR4_IFS ((uint32_t)0x04) /*!<Interrupt Falling Edge status */
4226 #define FMC_SR4_IREN ((uint32_t)0x08) /*!<Interrupt Rising Edge detection Enable bit */
4227 #define FMC_SR4_ILEN ((uint32_t)0x10) /*!<Interrupt Level detection Enable bit */
4228 #define FMC_SR4_IFEN ((uint32_t)0x20) /*!<Interrupt Falling Edge detection Enable bit */
4229 #define FMC_SR4_FEMPT ((uint32_t)0x40) /*!<FIFO empty */
4230
4231 /****************** Bit definition for FMC_PMEM2 register ******************/
4232 #define FMC_PMEM2_MEMSET2 ((uint32_t)0x000000FF) /*!<MEMSET2[7:0] bits (Common memory 2 setup time) */
4233 #define FMC_PMEM2_MEMSET2_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4234 #define FMC_PMEM2_MEMSET2_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4235 #define FMC_PMEM2_MEMSET2_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4236 #define FMC_PMEM2_MEMSET2_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4237 #define FMC_PMEM2_MEMSET2_4 ((uint32_t)0x00000010) /*!<Bit 4 */
4238 #define FMC_PMEM2_MEMSET2_5 ((uint32_t)0x00000020) /*!<Bit 5 */
4239 #define FMC_PMEM2_MEMSET2_6 ((uint32_t)0x00000040) /*!<Bit 6 */
4240 #define FMC_PMEM2_MEMSET2_7 ((uint32_t)0x00000080) /*!<Bit 7 */
4241
4242 #define FMC_PMEM2_MEMWAIT2 ((uint32_t)0x0000FF00) /*!<MEMWAIT2[7:0] bits (Common memory 2 wait time) */
4243 #define FMC_PMEM2_MEMWAIT2_0 ((uint32_t)0x00000100) /*!<Bit 0 */
4244 #define FMC_PMEM2_MEMWAIT2_1 ((uint32_t)0x00000200) /*!<Bit 1 */
4245 #define FMC_PMEM2_MEMWAIT2_2 ((uint32_t)0x00000400) /*!<Bit 2 */
4246 #define FMC_PMEM2_MEMWAIT2_3 ((uint32_t)0x00000800) /*!<Bit 3 */
4247 #define FMC_PMEM2_MEMWAIT2_4 ((uint32_t)0x00001000) /*!<Bit 4 */
4248 #define FMC_PMEM2_MEMWAIT2_5 ((uint32_t)0x00002000) /*!<Bit 5 */
4249 #define FMC_PMEM2_MEMWAIT2_6 ((uint32_t)0x00004000) /*!<Bit 6 */
4250 #define FMC_PMEM2_MEMWAIT2_7 ((uint32_t)0x00008000) /*!<Bit 7 */
4251
4252 #define FMC_PMEM2_MEMHOLD2 ((uint32_t)0x00FF0000) /*!<MEMHOLD2[7:0] bits (Common memory 2 hold time) */
4253 #define FMC_PMEM2_MEMHOLD2_0 ((uint32_t)0x00010000) /*!<Bit 0 */
4254 #define FMC_PMEM2_MEMHOLD2_1 ((uint32_t)0x00020000) /*!<Bit 1 */
4255 #define FMC_PMEM2_MEMHOLD2_2 ((uint32_t)0x00040000) /*!<Bit 2 */
4256 #define FMC_PMEM2_MEMHOLD2_3 ((uint32_t)0x00080000) /*!<Bit 3 */
4257 #define FMC_PMEM2_MEMHOLD2_4 ((uint32_t)0x00100000) /*!<Bit 4 */
4258 #define FMC_PMEM2_MEMHOLD2_5 ((uint32_t)0x00200000) /*!<Bit 5 */
4259 #define FMC_PMEM2_MEMHOLD2_6 ((uint32_t)0x00400000) /*!<Bit 6 */
4260 #define FMC_PMEM2_MEMHOLD2_7 ((uint32_t)0x00800000) /*!<Bit 7 */
4261
4262 #define FMC_PMEM2_MEMHIZ2 ((uint32_t)0xFF000000) /*!<MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */
4263 #define FMC_PMEM2_MEMHIZ2_0 ((uint32_t)0x01000000) /*!<Bit 0 */
4264 #define FMC_PMEM2_MEMHIZ2_1 ((uint32_t)0x02000000) /*!<Bit 1 */
4265 #define FMC_PMEM2_MEMHIZ2_2 ((uint32_t)0x04000000) /*!<Bit 2 */
4266 #define FMC_PMEM2_MEMHIZ2_3 ((uint32_t)0x08000000) /*!<Bit 3 */
4267 #define FMC_PMEM2_MEMHIZ2_4 ((uint32_t)0x10000000) /*!<Bit 4 */
4268 #define FMC_PMEM2_MEMHIZ2_5 ((uint32_t)0x20000000) /*!<Bit 5 */
4269 #define FMC_PMEM2_MEMHIZ2_6 ((uint32_t)0x40000000) /*!<Bit 6 */
4270 #define FMC_PMEM2_MEMHIZ2_7 ((uint32_t)0x80000000) /*!<Bit 7 */
4271
4272 /****************** Bit definition for FMC_PMEM3 register ******************/
4273 #define FMC_PMEM3_MEMSET3 ((uint32_t)0x000000FF) /*!<MEMSET3[7:0] bits (Common memory 3 setup time) */
4274 #define FMC_PMEM3_MEMSET3_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4275 #define FMC_PMEM3_MEMSET3_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4276 #define FMC_PMEM3_MEMSET3_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4277 #define FMC_PMEM3_MEMSET3_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4278 #define FMC_PMEM3_MEMSET3_4 ((uint32_t)0x00000010) /*!<Bit 4 */
4279 #define FMC_PMEM3_MEMSET3_5 ((uint32_t)0x00000020) /*!<Bit 5 */
4280 #define FMC_PMEM3_MEMSET3_6 ((uint32_t)0x00000040) /*!<Bit 6 */
4281 #define FMC_PMEM3_MEMSET3_7 ((uint32_t)0x00000080) /*!<Bit 7 */
4282
4283 #define FMC_PMEM3_MEMWAIT3 ((uint32_t)0x0000FF00) /*!<MEMWAIT3[7:0] bits (Common memory 3 wait time) */
4284 #define FMC_PMEM3_MEMWAIT3_0 ((uint32_t)0x00000100) /*!<Bit 0 */
4285 #define FMC_PMEM3_MEMWAIT3_1 ((uint32_t)0x00000200) /*!<Bit 1 */
4286 #define FMC_PMEM3_MEMWAIT3_2 ((uint32_t)0x00000400) /*!<Bit 2 */
4287 #define FMC_PMEM3_MEMWAIT3_3 ((uint32_t)0x00000800) /*!<Bit 3 */
4288 #define FMC_PMEM3_MEMWAIT3_4 ((uint32_t)0x00001000) /*!<Bit 4 */
4289 #define FMC_PMEM3_MEMWAIT3_5 ((uint32_t)0x00002000) /*!<Bit 5 */
4290 #define FMC_PMEM3_MEMWAIT3_6 ((uint32_t)0x00004000) /*!<Bit 6 */
4291 #define FMC_PMEM3_MEMWAIT3_7 ((uint32_t)0x00008000) /*!<Bit 7 */
4292
4293 #define FMC_PMEM3_MEMHOLD3 ((uint32_t)0x00FF0000) /*!<MEMHOLD3[7:0] bits (Common memory 3 hold time) */
4294 #define FMC_PMEM3_MEMHOLD3_0 ((uint32_t)0x00010000) /*!<Bit 0 */
4295 #define FMC_PMEM3_MEMHOLD3_1 ((uint32_t)0x00020000) /*!<Bit 1 */
4296 #define FMC_PMEM3_MEMHOLD3_2 ((uint32_t)0x00040000) /*!<Bit 2 */
4297 #define FMC_PMEM3_MEMHOLD3_3 ((uint32_t)0x00080000) /*!<Bit 3 */
4298 #define FMC_PMEM3_MEMHOLD3_4 ((uint32_t)0x00100000) /*!<Bit 4 */
4299 #define FMC_PMEM3_MEMHOLD3_5 ((uint32_t)0x00200000) /*!<Bit 5 */
4300 #define FMC_PMEM3_MEMHOLD3_6 ((uint32_t)0x00400000) /*!<Bit 6 */
4301 #define FMC_PMEM3_MEMHOLD3_7 ((uint32_t)0x00800000) /*!<Bit 7 */
4302
4303 #define FMC_PMEM3_MEMHIZ3 ((uint32_t)0xFF000000) /*!<MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */
4304 #define FMC_PMEM3_MEMHIZ3_0 ((uint32_t)0x01000000) /*!<Bit 0 */
4305 #define FMC_PMEM3_MEMHIZ3_1 ((uint32_t)0x02000000) /*!<Bit 1 */
4306 #define FMC_PMEM3_MEMHIZ3_2 ((uint32_t)0x04000000) /*!<Bit 2 */
4307 #define FMC_PMEM3_MEMHIZ3_3 ((uint32_t)0x08000000) /*!<Bit 3 */
4308 #define FMC_PMEM3_MEMHIZ3_4 ((uint32_t)0x10000000) /*!<Bit 4 */
4309 #define FMC_PMEM3_MEMHIZ3_5 ((uint32_t)0x20000000) /*!<Bit 5 */
4310 #define FMC_PMEM3_MEMHIZ3_6 ((uint32_t)0x40000000) /*!<Bit 6 */
4311 #define FMC_PMEM3_MEMHIZ3_7 ((uint32_t)0x80000000) /*!<Bit 7 */
4312
4313 /****************** Bit definition for FMC_PMEM4 register ******************/
4314 #define FMC_PMEM4_MEMSET4 ((uint32_t)0x000000FF) /*!<MEMSET4[7:0] bits (Common memory 4 setup time) */
4315 #define FMC_PMEM4_MEMSET4_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4316 #define FMC_PMEM4_MEMSET4_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4317 #define FMC_PMEM4_MEMSET4_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4318 #define FMC_PMEM4_MEMSET4_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4319 #define FMC_PMEM4_MEMSET4_4 ((uint32_t)0x00000010) /*!<Bit 4 */
4320 #define FMC_PMEM4_MEMSET4_5 ((uint32_t)0x00000020) /*!<Bit 5 */
4321 #define FMC_PMEM4_MEMSET4_6 ((uint32_t)0x00000040) /*!<Bit 6 */
4322 #define FMC_PMEM4_MEMSET4_7 ((uint32_t)0x00000080) /*!<Bit 7 */
4323
4324 #define FMC_PMEM4_MEMWAIT4 ((uint32_t)0x0000FF00) /*!<MEMWAIT4[7:0] bits (Common memory 4 wait time) */
4325 #define FMC_PMEM4_MEMWAIT4_0 ((uint32_t)0x00000100) /*!<Bit 0 */
4326 #define FMC_PMEM4_MEMWAIT4_1 ((uint32_t)0x00000200) /*!<Bit 1 */
4327 #define FMC_PMEM4_MEMWAIT4_2 ((uint32_t)0x00000400) /*!<Bit 2 */
4328 #define FMC_PMEM4_MEMWAIT4_3 ((uint32_t)0x00000800) /*!<Bit 3 */
4329 #define FMC_PMEM4_MEMWAIT4_4 ((uint32_t)0x00001000) /*!<Bit 4 */
4330 #define FMC_PMEM4_MEMWAIT4_5 ((uint32_t)0x00002000) /*!<Bit 5 */
4331 #define FMC_PMEM4_MEMWAIT4_6 ((uint32_t)0x00004000) /*!<Bit 6 */
4332 #define FMC_PMEM4_MEMWAIT4_7 ((uint32_t)0x00008000) /*!<Bit 7 */
4333
4334 #define FMC_PMEM4_MEMHOLD4 ((uint32_t)0x00FF0000) /*!<MEMHOLD4[7:0] bits (Common memory 4 hold time) */
4335 #define FMC_PMEM4_MEMHOLD4_0 ((uint32_t)0x00010000) /*!<Bit 0 */
4336 #define FMC_PMEM4_MEMHOLD4_1 ((uint32_t)0x00020000) /*!<Bit 1 */
4337 #define FMC_PMEM4_MEMHOLD4_2 ((uint32_t)0x00040000) /*!<Bit 2 */
4338 #define FMC_PMEM4_MEMHOLD4_3 ((uint32_t)0x00080000) /*!<Bit 3 */
4339 #define FMC_PMEM4_MEMHOLD4_4 ((uint32_t)0x00100000) /*!<Bit 4 */
4340 #define FMC_PMEM4_MEMHOLD4_5 ((uint32_t)0x00200000) /*!<Bit 5 */
4341 #define FMC_PMEM4_MEMHOLD4_6 ((uint32_t)0x00400000) /*!<Bit 6 */
4342 #define FMC_PMEM4_MEMHOLD4_7 ((uint32_t)0x00800000) /*!<Bit 7 */
4343
4344 #define FMC_PMEM4_MEMHIZ4 ((uint32_t)0xFF000000) /*!<MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */
4345 #define FMC_PMEM4_MEMHIZ4_0 ((uint32_t)0x01000000) /*!<Bit 0 */
4346 #define FMC_PMEM4_MEMHIZ4_1 ((uint32_t)0x02000000) /*!<Bit 1 */
4347 #define FMC_PMEM4_MEMHIZ4_2 ((uint32_t)0x04000000) /*!<Bit 2 */
4348 #define FMC_PMEM4_MEMHIZ4_3 ((uint32_t)0x08000000) /*!<Bit 3 */
4349 #define FMC_PMEM4_MEMHIZ4_4 ((uint32_t)0x10000000) /*!<Bit 4 */
4350 #define FMC_PMEM4_MEMHIZ4_5 ((uint32_t)0x20000000) /*!<Bit 5 */
4351 #define FMC_PMEM4_MEMHIZ4_6 ((uint32_t)0x40000000) /*!<Bit 6 */
4352 #define FMC_PMEM4_MEMHIZ4_7 ((uint32_t)0x80000000) /*!<Bit 7 */
4353
4354 /****************** Bit definition for FMC_PATT2 register ******************/
4355 #define FMC_PATT2_ATTSET2 ((uint32_t)0x000000FF) /*!<ATTSET2[7:0] bits (Attribute memory 2 setup time) */
4356 #define FMC_PATT2_ATTSET2_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4357 #define FMC_PATT2_ATTSET2_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4358 #define FMC_PATT2_ATTSET2_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4359 #define FMC_PATT2_ATTSET2_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4360 #define FMC_PATT2_ATTSET2_4 ((uint32_t)0x00000010) /*!<Bit 4 */
4361 #define FMC_PATT2_ATTSET2_5 ((uint32_t)0x00000020) /*!<Bit 5 */
4362 #define FMC_PATT2_ATTSET2_6 ((uint32_t)0x00000040) /*!<Bit 6 */
4363 #define FMC_PATT2_ATTSET2_7 ((uint32_t)0x00000080) /*!<Bit 7 */
4364
4365 #define FMC_PATT2_ATTWAIT2 ((uint32_t)0x0000FF00) /*!<ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */
4366 #define FMC_PATT2_ATTWAIT2_0 ((uint32_t)0x00000100) /*!<Bit 0 */
4367 #define FMC_PATT2_ATTWAIT2_1 ((uint32_t)0x00000200) /*!<Bit 1 */
4368 #define FMC_PATT2_ATTWAIT2_2 ((uint32_t)0x00000400) /*!<Bit 2 */
4369 #define FMC_PATT2_ATTWAIT2_3 ((uint32_t)0x00000800) /*!<Bit 3 */
4370 #define FMC_PATT2_ATTWAIT2_4 ((uint32_t)0x00001000) /*!<Bit 4 */
4371 #define FMC_PATT2_ATTWAIT2_5 ((uint32_t)0x00002000) /*!<Bit 5 */
4372 #define FMC_PATT2_ATTWAIT2_6 ((uint32_t)0x00004000) /*!<Bit 6 */
4373 #define FMC_PATT2_ATTWAIT2_7 ((uint32_t)0x00008000) /*!<Bit 7 */
4374
4375 #define FMC_PATT2_ATTHOLD2 ((uint32_t)0x00FF0000) /*!<ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */
4376 #define FMC_PATT2_ATTHOLD2_0 ((uint32_t)0x00010000) /*!<Bit 0 */
4377 #define FMC_PATT2_ATTHOLD2_1 ((uint32_t)0x00020000) /*!<Bit 1 */
4378 #define FMC_PATT2_ATTHOLD2_2 ((uint32_t)0x00040000) /*!<Bit 2 */
4379 #define FMC_PATT2_ATTHOLD2_3 ((uint32_t)0x00080000) /*!<Bit 3 */
4380 #define FMC_PATT2_ATTHOLD2_4 ((uint32_t)0x00100000) /*!<Bit 4 */
4381 #define FMC_PATT2_ATTHOLD2_5 ((uint32_t)0x00200000) /*!<Bit 5 */
4382 #define FMC_PATT2_ATTHOLD2_6 ((uint32_t)0x00400000) /*!<Bit 6 */
4383 #define FMC_PATT2_ATTHOLD2_7 ((uint32_t)0x00800000) /*!<Bit 7 */
4384
4385 #define FMC_PATT2_ATTHIZ2 ((uint32_t)0xFF000000) /*!<ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */
4386 #define FMC_PATT2_ATTHIZ2_0 ((uint32_t)0x01000000) /*!<Bit 0 */
4387 #define FMC_PATT2_ATTHIZ2_1 ((uint32_t)0x02000000) /*!<Bit 1 */
4388 #define FMC_PATT2_ATTHIZ2_2 ((uint32_t)0x04000000) /*!<Bit 2 */
4389 #define FMC_PATT2_ATTHIZ2_3 ((uint32_t)0x08000000) /*!<Bit 3 */
4390 #define FMC_PATT2_ATTHIZ2_4 ((uint32_t)0x10000000) /*!<Bit 4 */
4391 #define FMC_PATT2_ATTHIZ2_5 ((uint32_t)0x20000000) /*!<Bit 5 */
4392 #define FMC_PATT2_ATTHIZ2_6 ((uint32_t)0x40000000) /*!<Bit 6 */
4393 #define FMC_PATT2_ATTHIZ2_7 ((uint32_t)0x80000000) /*!<Bit 7 */
4394
4395 /****************** Bit definition for FMC_PATT3 register ******************/
4396 #define FMC_PATT3_ATTSET3 ((uint32_t)0x000000FF) /*!<ATTSET3[7:0] bits (Attribute memory 3 setup time) */
4397 #define FMC_PATT3_ATTSET3_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4398 #define FMC_PATT3_ATTSET3_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4399 #define FMC_PATT3_ATTSET3_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4400 #define FMC_PATT3_ATTSET3_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4401 #define FMC_PATT3_ATTSET3_4 ((uint32_t)0x00000010) /*!<Bit 4 */
4402 #define FMC_PATT3_ATTSET3_5 ((uint32_t)0x00000020) /*!<Bit 5 */
4403 #define FMC_PATT3_ATTSET3_6 ((uint32_t)0x00000040) /*!<Bit 6 */
4404 #define FMC_PATT3_ATTSET3_7 ((uint32_t)0x00000080) /*!<Bit 7 */
4405
4406 #define FMC_PATT3_ATTWAIT3 ((uint32_t)0x0000FF00) /*!<ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */
4407 #define FMC_PATT3_ATTWAIT3_0 ((uint32_t)0x00000100) /*!<Bit 0 */
4408 #define FMC_PATT3_ATTWAIT3_1 ((uint32_t)0x00000200) /*!<Bit 1 */
4409 #define FMC_PATT3_ATTWAIT3_2 ((uint32_t)0x00000400) /*!<Bit 2 */
4410 #define FMC_PATT3_ATTWAIT3_3 ((uint32_t)0x00000800) /*!<Bit 3 */
4411 #define FMC_PATT3_ATTWAIT3_4 ((uint32_t)0x00001000) /*!<Bit 4 */
4412 #define FMC_PATT3_ATTWAIT3_5 ((uint32_t)0x00002000) /*!<Bit 5 */
4413 #define FMC_PATT3_ATTWAIT3_6 ((uint32_t)0x00004000) /*!<Bit 6 */
4414 #define FMC_PATT3_ATTWAIT3_7 ((uint32_t)0x00008000) /*!<Bit 7 */
4415
4416 #define FMC_PATT3_ATTHOLD3 ((uint32_t)0x00FF0000) /*!<ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */
4417 #define FMC_PATT3_ATTHOLD3_0 ((uint32_t)0x00010000) /*!<Bit 0 */
4418 #define FMC_PATT3_ATTHOLD3_1 ((uint32_t)0x00020000) /*!<Bit 1 */
4419 #define FMC_PATT3_ATTHOLD3_2 ((uint32_t)0x00040000) /*!<Bit 2 */
4420 #define FMC_PATT3_ATTHOLD3_3 ((uint32_t)0x00080000) /*!<Bit 3 */
4421 #define FMC_PATT3_ATTHOLD3_4 ((uint32_t)0x00100000) /*!<Bit 4 */
4422 #define FMC_PATT3_ATTHOLD3_5 ((uint32_t)0x00200000) /*!<Bit 5 */
4423 #define FMC_PATT3_ATTHOLD3_6 ((uint32_t)0x00400000) /*!<Bit 6 */
4424 #define FMC_PATT3_ATTHOLD3_7 ((uint32_t)0x00800000) /*!<Bit 7 */
4425
4426 #define FMC_PATT3_ATTHIZ3 ((uint32_t)0xFF000000) /*!<ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */
4427 #define FMC_PATT3_ATTHIZ3_0 ((uint32_t)0x01000000) /*!<Bit 0 */
4428 #define FMC_PATT3_ATTHIZ3_1 ((uint32_t)0x02000000) /*!<Bit 1 */
4429 #define FMC_PATT3_ATTHIZ3_2 ((uint32_t)0x04000000) /*!<Bit 2 */
4430 #define FMC_PATT3_ATTHIZ3_3 ((uint32_t)0x08000000) /*!<Bit 3 */
4431 #define FMC_PATT3_ATTHIZ3_4 ((uint32_t)0x10000000) /*!<Bit 4 */
4432 #define FMC_PATT3_ATTHIZ3_5 ((uint32_t)0x20000000) /*!<Bit 5 */
4433 #define FMC_PATT3_ATTHIZ3_6 ((uint32_t)0x40000000) /*!<Bit 6 */
4434 #define FMC_PATT3_ATTHIZ3_7 ((uint32_t)0x80000000) /*!<Bit 7 */
4435
4436 /****************** Bit definition for FMC_PATT4 register ******************/
4437 #define FMC_PATT4_ATTSET4 ((uint32_t)0x000000FF) /*!<ATTSET4[7:0] bits (Attribute memory 4 setup time) */
4438 #define FMC_PATT4_ATTSET4_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4439 #define FMC_PATT4_ATTSET4_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4440 #define FMC_PATT4_ATTSET4_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4441 #define FMC_PATT4_ATTSET4_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4442 #define FMC_PATT4_ATTSET4_4 ((uint32_t)0x00000010) /*!<Bit 4 */
4443 #define FMC_PATT4_ATTSET4_5 ((uint32_t)0x00000020) /*!<Bit 5 */
4444 #define FMC_PATT4_ATTSET4_6 ((uint32_t)0x00000040) /*!<Bit 6 */
4445 #define FMC_PATT4_ATTSET4_7 ((uint32_t)0x00000080) /*!<Bit 7 */
4446
4447 #define FMC_PATT4_ATTWAIT4 ((uint32_t)0x0000FF00) /*!<ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */
4448 #define FMC_PATT4_ATTWAIT4_0 ((uint32_t)0x00000100) /*!<Bit 0 */
4449 #define FMC_PATT4_ATTWAIT4_1 ((uint32_t)0x00000200) /*!<Bit 1 */
4450 #define FMC_PATT4_ATTWAIT4_2 ((uint32_t)0x00000400) /*!<Bit 2 */
4451 #define FMC_PATT4_ATTWAIT4_3 ((uint32_t)0x00000800) /*!<Bit 3 */
4452 #define FMC_PATT4_ATTWAIT4_4 ((uint32_t)0x00001000) /*!<Bit 4 */
4453 #define FMC_PATT4_ATTWAIT4_5 ((uint32_t)0x00002000) /*!<Bit 5 */
4454 #define FMC_PATT4_ATTWAIT4_6 ((uint32_t)0x00004000) /*!<Bit 6 */
4455 #define FMC_PATT4_ATTWAIT4_7 ((uint32_t)0x00008000) /*!<Bit 7 */
4456
4457 #define FMC_PATT4_ATTHOLD4 ((uint32_t)0x00FF0000) /*!<ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */
4458 #define FMC_PATT4_ATTHOLD4_0 ((uint32_t)0x00010000) /*!<Bit 0 */
4459 #define FMC_PATT4_ATTHOLD4_1 ((uint32_t)0x00020000) /*!<Bit 1 */
4460 #define FMC_PATT4_ATTHOLD4_2 ((uint32_t)0x00040000) /*!<Bit 2 */
4461 #define FMC_PATT4_ATTHOLD4_3 ((uint32_t)0x00080000) /*!<Bit 3 */
4462 #define FMC_PATT4_ATTHOLD4_4 ((uint32_t)0x00100000) /*!<Bit 4 */
4463 #define FMC_PATT4_ATTHOLD4_5 ((uint32_t)0x00200000) /*!<Bit 5 */
4464 #define FMC_PATT4_ATTHOLD4_6 ((uint32_t)0x00400000) /*!<Bit 6 */
4465 #define FMC_PATT4_ATTHOLD4_7 ((uint32_t)0x00800000) /*!<Bit 7 */
4466
4467 #define FMC_PATT4_ATTHIZ4 ((uint32_t)0xFF000000) /*!<ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */
4468 #define FMC_PATT4_ATTHIZ4_0 ((uint32_t)0x01000000) /*!<Bit 0 */
4469 #define FMC_PATT4_ATTHIZ4_1 ((uint32_t)0x02000000) /*!<Bit 1 */
4470 #define FMC_PATT4_ATTHIZ4_2 ((uint32_t)0x04000000) /*!<Bit 2 */
4471 #define FMC_PATT4_ATTHIZ4_3 ((uint32_t)0x08000000) /*!<Bit 3 */
4472 #define FMC_PATT4_ATTHIZ4_4 ((uint32_t)0x10000000) /*!<Bit 4 */
4473 #define FMC_PATT4_ATTHIZ4_5 ((uint32_t)0x20000000) /*!<Bit 5 */
4474 #define FMC_PATT4_ATTHIZ4_6 ((uint32_t)0x40000000) /*!<Bit 6 */
4475 #define FMC_PATT4_ATTHIZ4_7 ((uint32_t)0x80000000) /*!<Bit 7 */
4476
4477 /****************** Bit definition for FMC_PIO4 register *******************/
4478 #define FMC_PIO4_IOSET4 ((uint32_t)0x000000FF) /*!<IOSET4[7:0] bits (I/O 4 setup time) */
4479 #define FMC_PIO4_IOSET4_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4480 #define FMC_PIO4_IOSET4_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4481 #define FMC_PIO4_IOSET4_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4482 #define FMC_PIO4_IOSET4_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4483 #define FMC_PIO4_IOSET4_4 ((uint32_t)0x00000010) /*!<Bit 4 */
4484 #define FMC_PIO4_IOSET4_5 ((uint32_t)0x00000020) /*!<Bit 5 */
4485 #define FMC_PIO4_IOSET4_6 ((uint32_t)0x00000040) /*!<Bit 6 */
4486 #define FMC_PIO4_IOSET4_7 ((uint32_t)0x00000080) /*!<Bit 7 */
4487
4488 #define FMC_PIO4_IOWAIT4 ((uint32_t)0x0000FF00) /*!<IOWAIT4[7:0] bits (I/O 4 wait time) */
4489 #define FMC_PIO4_IOWAIT4_0 ((uint32_t)0x00000100) /*!<Bit 0 */
4490 #define FMC_PIO4_IOWAIT4_1 ((uint32_t)0x00000200) /*!<Bit 1 */
4491 #define FMC_PIO4_IOWAIT4_2 ((uint32_t)0x00000400) /*!<Bit 2 */
4492 #define FMC_PIO4_IOWAIT4_3 ((uint32_t)0x00000800) /*!<Bit 3 */
4493 #define FMC_PIO4_IOWAIT4_4 ((uint32_t)0x00001000) /*!<Bit 4 */
4494 #define FMC_PIO4_IOWAIT4_5 ((uint32_t)0x00002000) /*!<Bit 5 */
4495 #define FMC_PIO4_IOWAIT4_6 ((uint32_t)0x00004000) /*!<Bit 6 */
4496 #define FMC_PIO4_IOWAIT4_7 ((uint32_t)0x00008000) /*!<Bit 7 */
4497
4498 #define FMC_PIO4_IOHOLD4 ((uint32_t)0x00FF0000) /*!<IOHOLD4[7:0] bits (I/O 4 hold time) */
4499 #define FMC_PIO4_IOHOLD4_0 ((uint32_t)0x00010000) /*!<Bit 0 */
4500 #define FMC_PIO4_IOHOLD4_1 ((uint32_t)0x00020000) /*!<Bit 1 */
4501 #define FMC_PIO4_IOHOLD4_2 ((uint32_t)0x00040000) /*!<Bit 2 */
4502 #define FMC_PIO4_IOHOLD4_3 ((uint32_t)0x00080000) /*!<Bit 3 */
4503 #define FMC_PIO4_IOHOLD4_4 ((uint32_t)0x00100000) /*!<Bit 4 */
4504 #define FMC_PIO4_IOHOLD4_5 ((uint32_t)0x00200000) /*!<Bit 5 */
4505 #define FMC_PIO4_IOHOLD4_6 ((uint32_t)0x00400000) /*!<Bit 6 */
4506 #define FMC_PIO4_IOHOLD4_7 ((uint32_t)0x00800000) /*!<Bit 7 */
4507
4508 #define FMC_PIO4_IOHIZ4 ((uint32_t)0xFF000000) /*!<IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */
4509 #define FMC_PIO4_IOHIZ4_0 ((uint32_t)0x01000000) /*!<Bit 0 */
4510 #define FMC_PIO4_IOHIZ4_1 ((uint32_t)0x02000000) /*!<Bit 1 */
4511 #define FMC_PIO4_IOHIZ4_2 ((uint32_t)0x04000000) /*!<Bit 2 */
4512 #define FMC_PIO4_IOHIZ4_3 ((uint32_t)0x08000000) /*!<Bit 3 */
4513 #define FMC_PIO4_IOHIZ4_4 ((uint32_t)0x10000000) /*!<Bit 4 */
4514 #define FMC_PIO4_IOHIZ4_5 ((uint32_t)0x20000000) /*!<Bit 5 */
4515 #define FMC_PIO4_IOHIZ4_6 ((uint32_t)0x40000000) /*!<Bit 6 */
4516 #define FMC_PIO4_IOHIZ4_7 ((uint32_t)0x80000000) /*!<Bit 7 */
4517
4518 /****************** Bit definition for FMC_ECCR2 register ******************/
4519 #define FMC_ECCR2_ECC2 ((uint32_t)0xFFFFFFFF) /*!<ECC result */
4520
4521 /****************** Bit definition for FMC_ECCR3 register ******************/
4522 #define FMC_ECCR3_ECC3 ((uint32_t)0xFFFFFFFF) /*!<ECC result */
4523
4524 /****************** Bit definition for FMC_SDCR1 register ******************/
4525 #define FMC_SDCR1_NC ((uint32_t)0x00000003) /*!<NC[1:0] bits (Number of column bits) */
4526 #define FMC_SDCR1_NC_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4527 #define FMC_SDCR1_NC_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4528
4529 #define FMC_SDCR1_NR ((uint32_t)0x0000000C) /*!<NR[1:0] bits (Number of row bits) */
4530 #define FMC_SDCR1_NR_0 ((uint32_t)0x00000004) /*!<Bit 0 */
4531 #define FMC_SDCR1_NR_1 ((uint32_t)0x00000008) /*!<Bit 1 */
4532
4533 #define FMC_SDCR1_MWID ((uint32_t)0x00000030) /*!<NR[1:0] bits (Number of row bits) */
4534 #define FMC_SDCR1_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
4535 #define FMC_SDCR1_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
4536
4537 #define FMC_SDCR1_NB ((uint32_t)0x00000040) /*!<Number of internal bank */
4538
4539 #define FMC_SDCR1_CAS ((uint32_t)0x00000180) /*!<CAS[1:0] bits (CAS latency) */
4540 #define FMC_SDCR1_CAS_0 ((uint32_t)0x00000080) /*!<Bit 0 */
4541 #define FMC_SDCR1_CAS_1 ((uint32_t)0x00000100) /*!<Bit 1 */
4542
4543 #define FMC_SDCR1_WP ((uint32_t)0x00000200) /*!<Write protection */
4544
4545 #define FMC_SDCR1_SDCLK ((uint32_t)0x00000C00) /*!<SDRAM clock configuration */
4546 #define FMC_SDCR1_SDCLK_0 ((uint32_t)0x00000400) /*!<Bit 0 */
4547 #define FMC_SDCR1_SDCLK_1 ((uint32_t)0x00000800) /*!<Bit 1 */
4548
4549 #define FMC_SDCR1_RBURST ((uint32_t)0x00001000) /*!<Read burst */
4550
4551 #define FMC_SDCR1_RPIPE ((uint32_t)0x00006000) /*!<Write protection */
4552 #define FMC_SDCR1_RPIPE_0 ((uint32_t)0x00002000) /*!<Bit 0 */
4553 #define FMC_SDCR1_RPIPE_1 ((uint32_t)0x00004000) /*!<Bit 1 */
4554
4555 /****************** Bit definition for FMC_SDCR2 register ******************/
4556 #define FMC_SDCR2_NC ((uint32_t)0x00000003) /*!<NC[1:0] bits (Number of column bits) */
4557 #define FMC_SDCR2_NC_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4558 #define FMC_SDCR2_NC_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4559
4560 #define FMC_SDCR2_NR ((uint32_t)0x0000000C) /*!<NR[1:0] bits (Number of row bits) */
4561 #define FMC_SDCR2_NR_0 ((uint32_t)0x00000004) /*!<Bit 0 */
4562 #define FMC_SDCR2_NR_1 ((uint32_t)0x00000008) /*!<Bit 1 */
4563
4564 #define FMC_SDCR2_MWID ((uint32_t)0x00000030) /*!<NR[1:0] bits (Number of row bits) */
4565 #define FMC_SDCR2_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
4566 #define FMC_SDCR2_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
4567
4568 #define FMC_SDCR2_NB ((uint32_t)0x00000040) /*!<Number of internal bank */
4569
4570 #define FMC_SDCR2_CAS ((uint32_t)0x00000180) /*!<CAS[1:0] bits (CAS latency) */
4571 #define FMC_SDCR2_CAS_0 ((uint32_t)0x00000080) /*!<Bit 0 */
4572 #define FMC_SDCR2_CAS_1 ((uint32_t)0x00000100) /*!<Bit 1 */
4573
4574 #define FMC_SDCR2_WP ((uint32_t)0x00000200) /*!<Write protection */
4575
4576 #define FMC_SDCR2_SDCLK ((uint32_t)0x00000C00) /*!<SDCLK[1:0] (SDRAM clock configuration) */
4577 #define FMC_SDCR2_SDCLK_0 ((uint32_t)0x00000400) /*!<Bit 0 */
4578 #define FMC_SDCR2_SDCLK_1 ((uint32_t)0x00000800) /*!<Bit 1 */
4579
4580 #define FMC_SDCR2_RBURST ((uint32_t)0x00001000) /*!<Read burst */
4581
4582 #define FMC_SDCR2_RPIPE ((uint32_t)0x00006000) /*!<RPIPE[1:0](Read pipe) */
4583 #define FMC_SDCR2_RPIPE_0 ((uint32_t)0x00002000) /*!<Bit 0 */
4584 #define FMC_SDCR2_RPIPE_1 ((uint32_t)0x00004000) /*!<Bit 1 */
4585
4586 /****************** Bit definition for FMC_SDTR1 register ******************/
4587 #define FMC_SDTR1_TMRD ((uint32_t)0x0000000F) /*!<TMRD[3:0] bits (Load mode register to active) */
4588 #define FMC_SDTR1_TMRD_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4589 #define FMC_SDTR1_TMRD_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4590 #define FMC_SDTR1_TMRD_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4591 #define FMC_SDTR1_TMRD_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4592
4593 #define FMC_SDTR1_TXSR ((uint32_t)0x000000F0) /*!<TXSR[3:0] bits (Exit self refresh) */
4594 #define FMC_SDTR1_TXSR_0 ((uint32_t)0x00000010) /*!<Bit 0 */
4595 #define FMC_SDTR1_TXSR_1 ((uint32_t)0x00000020) /*!<Bit 1 */
4596 #define FMC_SDTR1_TXSR_2 ((uint32_t)0x00000040) /*!<Bit 2 */
4597 #define FMC_SDTR1_TXSR_3 ((uint32_t)0x00000080) /*!<Bit 3 */
4598
4599 #define FMC_SDTR1_TRAS ((uint32_t)0x00000F00) /*!<TRAS[3:0] bits (Self refresh time) */
4600 #define FMC_SDTR1_TRAS_0 ((uint32_t)0x00000100) /*!<Bit 0 */
4601 #define FMC_SDTR1_TRAS_1 ((uint32_t)0x00000200) /*!<Bit 1 */
4602 #define FMC_SDTR1_TRAS_2 ((uint32_t)0x00000400) /*!<Bit 2 */
4603 #define FMC_SDTR1_TRAS_3 ((uint32_t)0x00000800) /*!<Bit 3 */
4604
4605 #define FMC_SDTR1_TRC ((uint32_t)0x0000F000) /*!<TRC[2:0] bits (Row cycle delay) */
4606 #define FMC_SDTR1_TRC_0 ((uint32_t)0x00001000) /*!<Bit 0 */
4607 #define FMC_SDTR1_TRC_1 ((uint32_t)0x00002000) /*!<Bit 1 */
4608 #define FMC_SDTR1_TRC_2 ((uint32_t)0x00004000) /*!<Bit 2 */
4609
4610 #define FMC_SDTR1_TWR ((uint32_t)0x000F0000) /*!<TRC[2:0] bits (Write recovery delay) */
4611 #define FMC_SDTR1_TWR_0 ((uint32_t)0x00010000) /*!<Bit 0 */
4612 #define FMC_SDTR1_TWR_1 ((uint32_t)0x00020000) /*!<Bit 1 */
4613 #define FMC_SDTR1_TWR_2 ((uint32_t)0x00040000) /*!<Bit 2 */
4614
4615 #define FMC_SDTR1_TRP ((uint32_t)0x00F00000) /*!<TRP[2:0] bits (Row precharge delay) */
4616 #define FMC_SDTR1_TRP_0 ((uint32_t)0x00100000) /*!<Bit 0 */
4617 #define FMC_SDTR1_TRP_1 ((uint32_t)0x00200000) /*!<Bit 1 */
4618 #define FMC_SDTR1_TRP_2 ((uint32_t)0x00400000) /*!<Bit 2 */
4619
4620 #define FMC_SDTR1_TRCD ((uint32_t)0x0F000000) /*!<TRP[2:0] bits (Row to column delay) */
4621 #define FMC_SDTR1_TRCD_0 ((uint32_t)0x01000000) /*!<Bit 0 */
4622 #define FMC_SDTR1_TRCD_1 ((uint32_t)0x02000000) /*!<Bit 1 */
4623 #define FMC_SDTR1_TRCD_2 ((uint32_t)0x04000000) /*!<Bit 2 */
4624
4625 /****************** Bit definition for FMC_SDTR2 register ******************/
4626 #define FMC_SDTR2_TMRD ((uint32_t)0x0000000F) /*!<TMRD[3:0] bits (Load mode register to active) */
4627 #define FMC_SDTR2_TMRD_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4628 #define FMC_SDTR2_TMRD_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4629 #define FMC_SDTR2_TMRD_2 ((uint32_t)0x00000004) /*!<Bit 2 */
4630 #define FMC_SDTR2_TMRD_3 ((uint32_t)0x00000008) /*!<Bit 3 */
4631
4632 #define FMC_SDTR2_TXSR ((uint32_t)0x000000F0) /*!<TXSR[3:0] bits (Exit self refresh) */
4633 #define FMC_SDTR2_TXSR_0 ((uint32_t)0x00000010) /*!<Bit 0 */
4634 #define FMC_SDTR2_TXSR_1 ((uint32_t)0x00000020) /*!<Bit 1 */
4635 #define FMC_SDTR2_TXSR_2 ((uint32_t)0x00000040) /*!<Bit 2 */
4636 #define FMC_SDTR2_TXSR_3 ((uint32_t)0x00000080) /*!<Bit 3 */
4637
4638 #define FMC_SDTR2_TRAS ((uint32_t)0x00000F00) /*!<TRAS[3:0] bits (Self refresh time) */
4639 #define FMC_SDTR2_TRAS_0 ((uint32_t)0x00000100) /*!<Bit 0 */
4640 #define FMC_SDTR2_TRAS_1 ((uint32_t)0x00000200) /*!<Bit 1 */
4641 #define FMC_SDTR2_TRAS_2 ((uint32_t)0x00000400) /*!<Bit 2 */
4642 #define FMC_SDTR2_TRAS_3 ((uint32_t)0x00000800) /*!<Bit 3 */
4643
4644 #define FMC_SDTR2_TRC ((uint32_t)0x0000F000) /*!<TRC[2:0] bits (Row cycle delay) */
4645 #define FMC_SDTR2_TRC_0 ((uint32_t)0x00001000) /*!<Bit 0 */
4646 #define FMC_SDTR2_TRC_1 ((uint32_t)0x00002000) /*!<Bit 1 */
4647 #define FMC_SDTR2_TRC_2 ((uint32_t)0x00004000) /*!<Bit 2 */
4648
4649 #define FMC_SDTR2_TWR ((uint32_t)0x000F0000) /*!<TRC[2:0] bits (Write recovery delay) */
4650 #define FMC_SDTR2_TWR_0 ((uint32_t)0x00010000) /*!<Bit 0 */
4651 #define FMC_SDTR2_TWR_1 ((uint32_t)0x00020000) /*!<Bit 1 */
4652 #define FMC_SDTR2_TWR_2 ((uint32_t)0x00040000) /*!<Bit 2 */
4653
4654 #define FMC_SDTR2_TRP ((uint32_t)0x00F00000) /*!<TRP[2:0] bits (Row precharge delay) */
4655 #define FMC_SDTR2_TRP_0 ((uint32_t)0x00100000) /*!<Bit 0 */
4656 #define FMC_SDTR2_TRP_1 ((uint32_t)0x00200000) /*!<Bit 1 */
4657 #define FMC_SDTR2_TRP_2 ((uint32_t)0x00400000) /*!<Bit 2 */
4658
4659 #define FMC_SDTR2_TRCD ((uint32_t)0x0F000000) /*!<TRP[2:0] bits (Row to column delay) */
4660 #define FMC_SDTR2_TRCD_0 ((uint32_t)0x01000000) /*!<Bit 0 */
4661 #define FMC_SDTR2_TRCD_1 ((uint32_t)0x02000000) /*!<Bit 1 */
4662 #define FMC_SDTR2_TRCD_2 ((uint32_t)0x04000000) /*!<Bit 2 */
4663
4664 /****************** Bit definition for FMC_SDCMR register ******************/
4665 #define FMC_SDCMR_MODE ((uint32_t)0x00000007) /*!<MODE[2:0] bits (Command mode) */
4666 #define FMC_SDCMR_MODE_0 ((uint32_t)0x00000001) /*!<Bit 0 */
4667 #define FMC_SDCMR_MODE_1 ((uint32_t)0x00000002) /*!<Bit 1 */
4668 #define FMC_SDCMR_MODE_2 ((uint32_t)0x00000003) /*!<Bit 2 */
4669
4670 #define FMC_SDCMR_CTB2 ((uint32_t)0x00000008) /*!<Command target 2 */
4671
4672 #define FMC_SDCMR_CTB1 ((uint32_t)0x00000010) /*!<Command target 1 */
4673
4674 #define FMC_SDCMR_NRFS ((uint32_t)0x000001E0) /*!<NRFS[3:0] bits (Number of auto-refresh) */
4675 #define FMC_SDCMR_NRFS_0 ((uint32_t)0x00000020) /*!<Bit 0 */
4676 #define FMC_SDCMR_NRFS_1 ((uint32_t)0x00000040) /*!<Bit 1 */
4677 #define FMC_SDCMR_NRFS_2 ((uint32_t)0x00000080) /*!<Bit 2 */
4678 #define FMC_SDCMR_NRFS_3 ((uint32_t)0x00000100) /*!<Bit 3 */
4679
4680 #define FMC_SDCMR_MRD ((uint32_t)0x003FFE00) /*!<MRD[12:0] bits (Mode register definition) */
4681
4682 /****************** Bit definition for FMC_SDRTR register ******************/
4683 #define FMC_SDRTR_CRE ((uint32_t)0x00000001) /*!<Clear refresh error flag */
4684
4685 #define FMC_SDRTR_COUNT ((uint32_t)0x00003FFE) /*!<COUNT[12:0] bits (Refresh timer count) */
4686
4687 #define FMC_SDRTR_REIE ((uint32_t)0x00004000) /*!<RES interupt enable */
4688
4689 /****************** Bit definition for FMC_SDSR register ******************/
4690 #define FMC_SDSR_RE ((uint32_t)0x00000001) /*!<Refresh error flag */
4691
4692 #define FMC_SDSR_MODES1 ((uint32_t)0x00000006) /*!<MODES1[1:0]bits (Status mode for bank 1) */
4693 #define FMC_SDSR_MODES1_0 ((uint32_t)0x00000002) /*!<Bit 0 */
4694 #define FMC_SDSR_MODES1_1 ((uint32_t)0x00000004) /*!<Bit 1 */
4695
4696 #define FMC_SDSR_MODES2 ((uint32_t)0x00000018) /*!<MODES2[1:0]bits (Status mode for bank 2) */
4697 #define FMC_SDSR_MODES2_0 ((uint32_t)0x00000008) /*!<Bit 0 */
4698 #define FMC_SDSR_MODES2_1 ((uint32_t)0x00000010) /*!<Bit 1 */
4699 #define FMC_SDSR_BUSY ((uint32_t)0x00000020) /*!<Busy status */
4700
4701
4702
4703 /******************************************************************************/
4704 /* */
4705 /* General Purpose I/O */
4706 /* */
4707 /******************************************************************************/
4708 /****************** Bits definition for GPIO_MODER register *****************/
4709 #define GPIO_MODER_MODER0 ((uint32_t)0x00000003)
4710 #define GPIO_MODER_MODER0_0 ((uint32_t)0x00000001)
4711 #define GPIO_MODER_MODER0_1 ((uint32_t)0x00000002)
4712
4713 #define GPIO_MODER_MODER1 ((uint32_t)0x0000000C)
4714 #define GPIO_MODER_MODER1_0 ((uint32_t)0x00000004)
4715 #define GPIO_MODER_MODER1_1 ((uint32_t)0x00000008)
4716
4717 #define GPIO_MODER_MODER2 ((uint32_t)0x00000030)
4718 #define GPIO_MODER_MODER2_0 ((uint32_t)0x00000010)
4719 #define GPIO_MODER_MODER2_1 ((uint32_t)0x00000020)
4720
4721 #define GPIO_MODER_MODER3 ((uint32_t)0x000000C0)
4722 #define GPIO_MODER_MODER3_0 ((uint32_t)0x00000040)
4723 #define GPIO_MODER_MODER3_1 ((uint32_t)0x00000080)
4724
4725 #define GPIO_MODER_MODER4 ((uint32_t)0x00000300)
4726 #define GPIO_MODER_MODER4_0 ((uint32_t)0x00000100)
4727 #define GPIO_MODER_MODER4_1 ((uint32_t)0x00000200)
4728
4729 #define GPIO_MODER_MODER5 ((uint32_t)0x00000C00)
4730 #define GPIO_MODER_MODER5_0 ((uint32_t)0x00000400)
4731 #define GPIO_MODER_MODER5_1 ((uint32_t)0x00000800)
4732
4733 #define GPIO_MODER_MODER6 ((uint32_t)0x00003000)
4734 #define GPIO_MODER_MODER6_0 ((uint32_t)0x00001000)
4735 #define GPIO_MODER_MODER6_1 ((uint32_t)0x00002000)
4736
4737 #define GPIO_MODER_MODER7 ((uint32_t)0x0000C000)
4738 #define GPIO_MODER_MODER7_0 ((uint32_t)0x00004000)
4739 #define GPIO_MODER_MODER7_1 ((uint32_t)0x00008000)
4740
4741 #define GPIO_MODER_MODER8 ((uint32_t)0x00030000)
4742 #define GPIO_MODER_MODER8_0 ((uint32_t)0x00010000)
4743 #define GPIO_MODER_MODER8_1 ((uint32_t)0x00020000)
4744
4745 #define GPIO_MODER_MODER9 ((uint32_t)0x000C0000)
4746 #define GPIO_MODER_MODER9_0 ((uint32_t)0x00040000)
4747 #define GPIO_MODER_MODER9_1 ((uint32_t)0x00080000)
4748
4749 #define GPIO_MODER_MODER10 ((uint32_t)0x00300000)
4750 #define GPIO_MODER_MODER10_0 ((uint32_t)0x00100000)
4751 #define GPIO_MODER_MODER10_1 ((uint32_t)0x00200000)
4752
4753 #define GPIO_MODER_MODER11 ((uint32_t)0x00C00000)
4754 #define GPIO_MODER_MODER11_0 ((uint32_t)0x00400000)
4755 #define GPIO_MODER_MODER11_1 ((uint32_t)0x00800000)
4756
4757 #define GPIO_MODER_MODER12 ((uint32_t)0x03000000)
4758 #define GPIO_MODER_MODER12_0 ((uint32_t)0x01000000)
4759 #define GPIO_MODER_MODER12_1 ((uint32_t)0x02000000)
4760
4761 #define GPIO_MODER_MODER13 ((uint32_t)0x0C000000)
4762 #define GPIO_MODER_MODER13_0 ((uint32_t)0x04000000)
4763 #define GPIO_MODER_MODER13_1 ((uint32_t)0x08000000)
4764
4765 #define GPIO_MODER_MODER14 ((uint32_t)0x30000000)
4766 #define GPIO_MODER_MODER14_0 ((uint32_t)0x10000000)
4767 #define GPIO_MODER_MODER14_1 ((uint32_t)0x20000000)
4768
4769 #define GPIO_MODER_MODER15 ((uint32_t)0xC0000000)
4770 #define GPIO_MODER_MODER15_0 ((uint32_t)0x40000000)
4771 #define GPIO_MODER_MODER15_1 ((uint32_t)0x80000000)
4772
4773 /****************** Bits definition for GPIO_OTYPER register ****************/
4774 #define GPIO_OTYPER_OT_0 ((uint32_t)0x00000001)
4775 #define GPIO_OTYPER_OT_1 ((uint32_t)0x00000002)
4776 #define GPIO_OTYPER_OT_2 ((uint32_t)0x00000004)
4777 #define GPIO_OTYPER_OT_3 ((uint32_t)0x00000008)
4778 #define GPIO_OTYPER_OT_4 ((uint32_t)0x00000010)
4779 #define GPIO_OTYPER_OT_5 ((uint32_t)0x00000020)
4780 #define GPIO_OTYPER_OT_6 ((uint32_t)0x00000040)
4781 #define GPIO_OTYPER_OT_7 ((uint32_t)0x00000080)
4782 #define GPIO_OTYPER_OT_8 ((uint32_t)0x00000100)
4783 #define GPIO_OTYPER_OT_9 ((uint32_t)0x00000200)
4784 #define GPIO_OTYPER_OT_10 ((uint32_t)0x00000400)
4785 #define GPIO_OTYPER_OT_11 ((uint32_t)0x00000800)
4786 #define GPIO_OTYPER_OT_12 ((uint32_t)0x00001000)
4787 #define GPIO_OTYPER_OT_13 ((uint32_t)0x00002000)
4788 #define GPIO_OTYPER_OT_14 ((uint32_t)0x00004000)
4789 #define GPIO_OTYPER_OT_15 ((uint32_t)0x00008000)
4790
4791 /****************** Bits definition for GPIO_OSPEEDR register ***************/
4792 #define GPIO_OSPEEDER_OSPEEDR0 ((uint32_t)0x00000003)
4793 #define GPIO_OSPEEDER_OSPEEDR0_0 ((uint32_t)0x00000001)
4794 #define GPIO_OSPEEDER_OSPEEDR0_1 ((uint32_t)0x00000002)
4795
4796 #define GPIO_OSPEEDER_OSPEEDR1 ((uint32_t)0x0000000C)
4797 #define GPIO_OSPEEDER_OSPEEDR1_0 ((uint32_t)0x00000004)
4798 #define GPIO_OSPEEDER_OSPEEDR1_1 ((uint32_t)0x00000008)
4799
4800 #define GPIO_OSPEEDER_OSPEEDR2 ((uint32_t)0x00000030)
4801 #define GPIO_OSPEEDER_OSPEEDR2_0 ((uint32_t)0x00000010)
4802 #define GPIO_OSPEEDER_OSPEEDR2_1 ((uint32_t)0x00000020)
4803
4804 #define GPIO_OSPEEDER_OSPEEDR3 ((uint32_t)0x000000C0)
4805 #define GPIO_OSPEEDER_OSPEEDR3_0 ((uint32_t)0x00000040)
4806 #define GPIO_OSPEEDER_OSPEEDR3_1 ((uint32_t)0x00000080)
4807
4808 #define GPIO_OSPEEDER_OSPEEDR4 ((uint32_t)0x00000300)
4809 #define GPIO_OSPEEDER_OSPEEDR4_0 ((uint32_t)0x00000100)
4810 #define GPIO_OSPEEDER_OSPEEDR4_1 ((uint32_t)0x00000200)
4811
4812 #define GPIO_OSPEEDER_OSPEEDR5 ((uint32_t)0x00000C00)
4813 #define GPIO_OSPEEDER_OSPEEDR5_0 ((uint32_t)0x00000400)
4814 #define GPIO_OSPEEDER_OSPEEDR5_1 ((uint32_t)0x00000800)
4815
4816 #define GPIO_OSPEEDER_OSPEEDR6 ((uint32_t)0x00003000)
4817 #define GPIO_OSPEEDER_OSPEEDR6_0 ((uint32_t)0x00001000)
4818 #define GPIO_OSPEEDER_OSPEEDR6_1 ((uint32_t)0x00002000)
4819
4820 #define GPIO_OSPEEDER_OSPEEDR7 ((uint32_t)0x0000C000)
4821 #define GPIO_OSPEEDER_OSPEEDR7_0 ((uint32_t)0x00004000)
4822 #define GPIO_OSPEEDER_OSPEEDR7_1 ((uint32_t)0x00008000)
4823
4824 #define GPIO_OSPEEDER_OSPEEDR8 ((uint32_t)0x00030000)
4825 #define GPIO_OSPEEDER_OSPEEDR8_0 ((uint32_t)0x00010000)
4826 #define GPIO_OSPEEDER_OSPEEDR8_1 ((uint32_t)0x00020000)
4827
4828 #define GPIO_OSPEEDER_OSPEEDR9 ((uint32_t)0x000C0000)
4829 #define GPIO_OSPEEDER_OSPEEDR9_0 ((uint32_t)0x00040000)
4830 #define GPIO_OSPEEDER_OSPEEDR9_1 ((uint32_t)0x00080000)
4831
4832 #define GPIO_OSPEEDER_OSPEEDR10 ((uint32_t)0x00300000)
4833 #define GPIO_OSPEEDER_OSPEEDR10_0 ((uint32_t)0x00100000)
4834 #define GPIO_OSPEEDER_OSPEEDR10_1 ((uint32_t)0x00200000)
4835
4836 #define GPIO_OSPEEDER_OSPEEDR11 ((uint32_t)0x00C00000)
4837 #define GPIO_OSPEEDER_OSPEEDR11_0 ((uint32_t)0x00400000)
4838 #define GPIO_OSPEEDER_OSPEEDR11_1 ((uint32_t)0x00800000)
4839
4840 #define GPIO_OSPEEDER_OSPEEDR12 ((uint32_t)0x03000000)
4841 #define GPIO_OSPEEDER_OSPEEDR12_0 ((uint32_t)0x01000000)
4842 #define GPIO_OSPEEDER_OSPEEDR12_1 ((uint32_t)0x02000000)
4843
4844 #define GPIO_OSPEEDER_OSPEEDR13 ((uint32_t)0x0C000000)
4845 #define GPIO_OSPEEDER_OSPEEDR13_0 ((uint32_t)0x04000000)
4846 #define GPIO_OSPEEDER_OSPEEDR13_1 ((uint32_t)0x08000000)
4847
4848 #define GPIO_OSPEEDER_OSPEEDR14 ((uint32_t)0x30000000)
4849 #define GPIO_OSPEEDER_OSPEEDR14_0 ((uint32_t)0x10000000)
4850 #define GPIO_OSPEEDER_OSPEEDR14_1 ((uint32_t)0x20000000)
4851
4852 #define GPIO_OSPEEDER_OSPEEDR15 ((uint32_t)0xC0000000)
4853 #define GPIO_OSPEEDER_OSPEEDR15_0 ((uint32_t)0x40000000)
4854 #define GPIO_OSPEEDER_OSPEEDR15_1 ((uint32_t)0x80000000)
4855
4856 /****************** Bits definition for GPIO_PUPDR register *****************/
4857 #define GPIO_PUPDR_PUPDR0 ((uint32_t)0x00000003)
4858 #define GPIO_PUPDR_PUPDR0_0 ((uint32_t)0x00000001)
4859 #define GPIO_PUPDR_PUPDR0_1 ((uint32_t)0x00000002)
4860
4861 #define GPIO_PUPDR_PUPDR1 ((uint32_t)0x0000000C)
4862 #define GPIO_PUPDR_PUPDR1_0 ((uint32_t)0x00000004)
4863 #define GPIO_PUPDR_PUPDR1_1 ((uint32_t)0x00000008)
4864
4865 #define GPIO_PUPDR_PUPDR2 ((uint32_t)0x00000030)
4866 #define GPIO_PUPDR_PUPDR2_0 ((uint32_t)0x00000010)
4867 #define GPIO_PUPDR_PUPDR2_1 ((uint32_t)0x00000020)
4868
4869 #define GPIO_PUPDR_PUPDR3 ((uint32_t)0x000000C0)
4870 #define GPIO_PUPDR_PUPDR3_0 ((uint32_t)0x00000040)
4871 #define GPIO_PUPDR_PUPDR3_1 ((uint32_t)0x00000080)
4872
4873 #define GPIO_PUPDR_PUPDR4 ((uint32_t)0x00000300)
4874 #define GPIO_PUPDR_PUPDR4_0 ((uint32_t)0x00000100)
4875 #define GPIO_PUPDR_PUPDR4_1 ((uint32_t)0x00000200)
4876
4877 #define GPIO_PUPDR_PUPDR5 ((uint32_t)0x00000C00)
4878 #define GPIO_PUPDR_PUPDR5_0 ((uint32_t)0x00000400)
4879 #define GPIO_PUPDR_PUPDR5_1 ((uint32_t)0x00000800)
4880
4881 #define GPIO_PUPDR_PUPDR6 ((uint32_t)0x00003000)
4882 #define GPIO_PUPDR_PUPDR6_0 ((uint32_t)0x00001000)
4883 #define GPIO_PUPDR_PUPDR6_1 ((uint32_t)0x00002000)
4884
4885 #define GPIO_PUPDR_PUPDR7 ((uint32_t)0x0000C000)
4886 #define GPIO_PUPDR_PUPDR7_0 ((uint32_t)0x00004000)
4887 #define GPIO_PUPDR_PUPDR7_1 ((uint32_t)0x00008000)
4888
4889 #define GPIO_PUPDR_PUPDR8 ((uint32_t)0x00030000)
4890 #define GPIO_PUPDR_PUPDR8_0 ((uint32_t)0x00010000)
4891 #define GPIO_PUPDR_PUPDR8_1 ((uint32_t)0x00020000)
4892
4893 #define GPIO_PUPDR_PUPDR9 ((uint32_t)0x000C0000)
4894 #define GPIO_PUPDR_PUPDR9_0 ((uint32_t)0x00040000)
4895 #define GPIO_PUPDR_PUPDR9_1 ((uint32_t)0x00080000)
4896
4897 #define GPIO_PUPDR_PUPDR10 ((uint32_t)0x00300000)
4898 #define GPIO_PUPDR_PUPDR10_0 ((uint32_t)0x00100000)
4899 #define GPIO_PUPDR_PUPDR10_1 ((uint32_t)0x00200000)
4900
4901 #define GPIO_PUPDR_PUPDR11 ((uint32_t)0x00C00000)
4902 #define GPIO_PUPDR_PUPDR11_0 ((uint32_t)0x00400000)
4903 #define GPIO_PUPDR_PUPDR11_1 ((uint32_t)0x00800000)
4904
4905 #define GPIO_PUPDR_PUPDR12 ((uint32_t)0x03000000)
4906 #define GPIO_PUPDR_PUPDR12_0 ((uint32_t)0x01000000)
4907 #define GPIO_PUPDR_PUPDR12_1 ((uint32_t)0x02000000)
4908
4909 #define GPIO_PUPDR_PUPDR13 ((uint32_t)0x0C000000)
4910 #define GPIO_PUPDR_PUPDR13_0 ((uint32_t)0x04000000)
4911 #define GPIO_PUPDR_PUPDR13_1 ((uint32_t)0x08000000)
4912
4913 #define GPIO_PUPDR_PUPDR14 ((uint32_t)0x30000000)
4914 #define GPIO_PUPDR_PUPDR14_0 ((uint32_t)0x10000000)
4915 #define GPIO_PUPDR_PUPDR14_1 ((uint32_t)0x20000000)
4916
4917 #define GPIO_PUPDR_PUPDR15 ((uint32_t)0xC0000000)
4918 #define GPIO_PUPDR_PUPDR15_0 ((uint32_t)0x40000000)
4919 #define GPIO_PUPDR_PUPDR15_1 ((uint32_t)0x80000000)
4920
4921 /****************** Bits definition for GPIO_IDR register *******************/
4922 #define GPIO_IDR_IDR_0 ((uint32_t)0x00000001)
4923 #define GPIO_IDR_IDR_1 ((uint32_t)0x00000002)
4924 #define GPIO_IDR_IDR_2 ((uint32_t)0x00000004)
4925 #define GPIO_IDR_IDR_3 ((uint32_t)0x00000008)
4926 #define GPIO_IDR_IDR_4 ((uint32_t)0x00000010)
4927 #define GPIO_IDR_IDR_5 ((uint32_t)0x00000020)
4928 #define GPIO_IDR_IDR_6 ((uint32_t)0x00000040)
4929 #define GPIO_IDR_IDR_7 ((uint32_t)0x00000080)
4930 #define GPIO_IDR_IDR_8 ((uint32_t)0x00000100)
4931 #define GPIO_IDR_IDR_9 ((uint32_t)0x00000200)
4932 #define GPIO_IDR_IDR_10 ((uint32_t)0x00000400)
4933 #define GPIO_IDR_IDR_11 ((uint32_t)0x00000800)
4934 #define GPIO_IDR_IDR_12 ((uint32_t)0x00001000)
4935 #define GPIO_IDR_IDR_13 ((uint32_t)0x00002000)
4936 #define GPIO_IDR_IDR_14 ((uint32_t)0x00004000)
4937 #define GPIO_IDR_IDR_15 ((uint32_t)0x00008000)
4938 /* Old GPIO_IDR register bits definition, maintained for legacy purpose */
4939 #define GPIO_OTYPER_IDR_0 GPIO_IDR_IDR_0
4940 #define GPIO_OTYPER_IDR_1 GPIO_IDR_IDR_1
4941 #define GPIO_OTYPER_IDR_2 GPIO_IDR_IDR_2
4942 #define GPIO_OTYPER_IDR_3 GPIO_IDR_IDR_3
4943 #define GPIO_OTYPER_IDR_4 GPIO_IDR_IDR_4
4944 #define GPIO_OTYPER_IDR_5 GPIO_IDR_IDR_5
4945 #define GPIO_OTYPER_IDR_6 GPIO_IDR_IDR_6
4946 #define GPIO_OTYPER_IDR_7 GPIO_IDR_IDR_7
4947 #define GPIO_OTYPER_IDR_8 GPIO_IDR_IDR_8
4948 #define GPIO_OTYPER_IDR_9 GPIO_IDR_IDR_9
4949 #define GPIO_OTYPER_IDR_10 GPIO_IDR_IDR_10
4950 #define GPIO_OTYPER_IDR_11 GPIO_IDR_IDR_11
4951 #define GPIO_OTYPER_IDR_12 GPIO_IDR_IDR_12
4952 #define GPIO_OTYPER_IDR_13 GPIO_IDR_IDR_13
4953 #define GPIO_OTYPER_IDR_14 GPIO_IDR_IDR_14
4954 #define GPIO_OTYPER_IDR_15 GPIO_IDR_IDR_15
4955
4956 /****************** Bits definition for GPIO_ODR register *******************/
4957 #define GPIO_ODR_ODR_0 ((uint32_t)0x00000001)
4958 #define GPIO_ODR_ODR_1 ((uint32_t)0x00000002)
4959 #define GPIO_ODR_ODR_2 ((uint32_t)0x00000004)
4960 #define GPIO_ODR_ODR_3 ((uint32_t)0x00000008)
4961 #define GPIO_ODR_ODR_4 ((uint32_t)0x00000010)
4962 #define GPIO_ODR_ODR_5 ((uint32_t)0x00000020)
4963 #define GPIO_ODR_ODR_6 ((uint32_t)0x00000040)
4964 #define GPIO_ODR_ODR_7 ((uint32_t)0x00000080)
4965 #define GPIO_ODR_ODR_8 ((uint32_t)0x00000100)
4966 #define GPIO_ODR_ODR_9 ((uint32_t)0x00000200)
4967 #define GPIO_ODR_ODR_10 ((uint32_t)0x00000400)
4968 #define GPIO_ODR_ODR_11 ((uint32_t)0x00000800)
4969 #define GPIO_ODR_ODR_12 ((uint32_t)0x00001000)
4970 #define GPIO_ODR_ODR_13 ((uint32_t)0x00002000)
4971 #define GPIO_ODR_ODR_14 ((uint32_t)0x00004000)
4972 #define GPIO_ODR_ODR_15 ((uint32_t)0x00008000)
4973 /* Old GPIO_ODR register bits definition, maintained for legacy purpose */
4974 #define GPIO_OTYPER_ODR_0 GPIO_ODR_ODR_0
4975 #define GPIO_OTYPER_ODR_1 GPIO_ODR_ODR_1
4976 #define GPIO_OTYPER_ODR_2 GPIO_ODR_ODR_2
4977 #define GPIO_OTYPER_ODR_3 GPIO_ODR_ODR_3
4978 #define GPIO_OTYPER_ODR_4 GPIO_ODR_ODR_4
4979 #define GPIO_OTYPER_ODR_5 GPIO_ODR_ODR_5
4980 #define GPIO_OTYPER_ODR_6 GPIO_ODR_ODR_6
4981 #define GPIO_OTYPER_ODR_7 GPIO_ODR_ODR_7
4982 #define GPIO_OTYPER_ODR_8 GPIO_ODR_ODR_8
4983 #define GPIO_OTYPER_ODR_9 GPIO_ODR_ODR_9
4984 #define GPIO_OTYPER_ODR_10 GPIO_ODR_ODR_10
4985 #define GPIO_OTYPER_ODR_11 GPIO_ODR_ODR_11
4986 #define GPIO_OTYPER_ODR_12 GPIO_ODR_ODR_12
4987 #define GPIO_OTYPER_ODR_13 GPIO_ODR_ODR_13
4988 #define GPIO_OTYPER_ODR_14 GPIO_ODR_ODR_14
4989 #define GPIO_OTYPER_ODR_15 GPIO_ODR_ODR_15
4990
4991 /****************** Bits definition for GPIO_BSRR register ******************/
4992 #define GPIO_BSRR_BS_0 ((uint32_t)0x00000001)
4993 #define GPIO_BSRR_BS_1 ((uint32_t)0x00000002)
4994 #define GPIO_BSRR_BS_2 ((uint32_t)0x00000004)
4995 #define GPIO_BSRR_BS_3 ((uint32_t)0x00000008)
4996 #define GPIO_BSRR_BS_4 ((uint32_t)0x00000010)
4997 #define GPIO_BSRR_BS_5 ((uint32_t)0x00000020)
4998 #define GPIO_BSRR_BS_6 ((uint32_t)0x00000040)
4999 #define GPIO_BSRR_BS_7 ((uint32_t)0x00000080)
5000 #define GPIO_BSRR_BS_8 ((uint32_t)0x00000100)
5001 #define GPIO_BSRR_BS_9 ((uint32_t)0x00000200)
5002 #define GPIO_BSRR_BS_10 ((uint32_t)0x00000400)
5003 #define GPIO_BSRR_BS_11 ((uint32_t)0x00000800)
5004 #define GPIO_BSRR_BS_12 ((uint32_t)0x00001000)
5005 #define GPIO_BSRR_BS_13 ((uint32_t)0x00002000)
5006 #define GPIO_BSRR_BS_14 ((uint32_t)0x00004000)
5007 #define GPIO_BSRR_BS_15 ((uint32_t)0x00008000)
5008 #define GPIO_BSRR_BR_0 ((uint32_t)0x00010000)
5009 #define GPIO_BSRR_BR_1 ((uint32_t)0x00020000)
5010 #define GPIO_BSRR_BR_2 ((uint32_t)0x00040000)
5011 #define GPIO_BSRR_BR_3 ((uint32_t)0x00080000)
5012 #define GPIO_BSRR_BR_4 ((uint32_t)0x00100000)
5013 #define GPIO_BSRR_BR_5 ((uint32_t)0x00200000)
5014 #define GPIO_BSRR_BR_6 ((uint32_t)0x00400000)
5015 #define GPIO_BSRR_BR_7 ((uint32_t)0x00800000)
5016 #define GPIO_BSRR_BR_8 ((uint32_t)0x01000000)
5017 #define GPIO_BSRR_BR_9 ((uint32_t)0x02000000)
5018 #define GPIO_BSRR_BR_10 ((uint32_t)0x04000000)
5019 #define GPIO_BSRR_BR_11 ((uint32_t)0x08000000)
5020 #define GPIO_BSRR_BR_12 ((uint32_t)0x10000000)
5021 #define GPIO_BSRR_BR_13 ((uint32_t)0x20000000)
5022 #define GPIO_BSRR_BR_14 ((uint32_t)0x40000000)
5023 #define GPIO_BSRR_BR_15 ((uint32_t)0x80000000)
5024
5025 /****************** Bit definition for GPIO_LCKR register *********************/
5026 #define GPIO_LCKR_LCK0 ((uint32_t)0x00000001)
5027 #define GPIO_LCKR_LCK1 ((uint32_t)0x00000002)
5028 #define GPIO_LCKR_LCK2 ((uint32_t)0x00000004)
5029 #define GPIO_LCKR_LCK3 ((uint32_t)0x00000008)
5030 #define GPIO_LCKR_LCK4 ((uint32_t)0x00000010)
5031 #define GPIO_LCKR_LCK5 ((uint32_t)0x00000020)
5032 #define GPIO_LCKR_LCK6 ((uint32_t)0x00000040)
5033 #define GPIO_LCKR_LCK7 ((uint32_t)0x00000080)
5034 #define GPIO_LCKR_LCK8 ((uint32_t)0x00000100)
5035 #define GPIO_LCKR_LCK9 ((uint32_t)0x00000200)
5036 #define GPIO_LCKR_LCK10 ((uint32_t)0x00000400)
5037 #define GPIO_LCKR_LCK11 ((uint32_t)0x00000800)
5038 #define GPIO_LCKR_LCK12 ((uint32_t)0x00001000)
5039 #define GPIO_LCKR_LCK13 ((uint32_t)0x00002000)
5040 #define GPIO_LCKR_LCK14 ((uint32_t)0x00004000)
5041 #define GPIO_LCKR_LCK15 ((uint32_t)0x00008000)
5042 #define GPIO_LCKR_LCKK ((uint32_t)0x00010000)
5043
5044 /******************************************************************************/
5045 /* */
5046 /* Inter-integrated Circuit Interface */
5047 /* */
5048 /******************************************************************************/
5049 /******************* Bit definition for I2C_CR1 register ********************/
5050 #define I2C_CR1_PE ((uint32_t)0x00000001) /*!<Peripheral Enable */
5051 #define I2C_CR1_SMBUS ((uint32_t)0x00000002) /*!<SMBus Mode */
5052 #define I2C_CR1_SMBTYPE ((uint32_t)0x00000008) /*!<SMBus Type */
5053 #define I2C_CR1_ENARP ((uint32_t)0x00000010) /*!<ARP Enable */
5054 #define I2C_CR1_ENPEC ((uint32_t)0x00000020) /*!<PEC Enable */
5055 #define I2C_CR1_ENGC ((uint32_t)0x00000040) /*!<General Call Enable */
5056 #define I2C_CR1_NOSTRETCH ((uint32_t)0x00000080) /*!<Clock Stretching Disable (Slave mode) */
5057 #define I2C_CR1_START ((uint32_t)0x00000100) /*!<Start Generation */
5058 #define I2C_CR1_STOP ((uint32_t)0x00000200) /*!<Stop Generation */
5059 #define I2C_CR1_ACK ((uint32_t)0x00000400) /*!<Acknowledge Enable */
5060 #define I2C_CR1_POS ((uint32_t)0x00000800) /*!<Acknowledge/PEC Position (for data reception) */
5061 #define I2C_CR1_PEC ((uint32_t)0x00001000) /*!<Packet Error Checking */
5062 #define I2C_CR1_ALERT ((uint32_t)0x00002000) /*!<SMBus Alert */
5063 #define I2C_CR1_SWRST ((uint32_t)0x00008000) /*!<Software Reset */
5064
5065 /******************* Bit definition for I2C_CR2 register ********************/
5066 #define I2C_CR2_FREQ ((uint32_t)0x0000003F) /*!<FREQ[5:0] bits (Peripheral Clock Frequency) */
5067 #define I2C_CR2_FREQ_0 ((uint32_t)0x00000001) /*!<Bit 0 */
5068 #define I2C_CR2_FREQ_1 ((uint32_t)0x00000002) /*!<Bit 1 */
5069 #define I2C_CR2_FREQ_2 ((uint32_t)0x00000004) /*!<Bit 2 */
5070 #define I2C_CR2_FREQ_3 ((uint32_t)0x00000008) /*!<Bit 3 */
5071 #define I2C_CR2_FREQ_4 ((uint32_t)0x00000010) /*!<Bit 4 */
5072 #define I2C_CR2_FREQ_5 ((uint32_t)0x00000020) /*!<Bit 5 */
5073
5074 #define I2C_CR2_ITERREN ((uint32_t)0x00000100) /*!<Error Interrupt Enable */
5075 #define I2C_CR2_ITEVTEN ((uint32_t)0x00000200) /*!<Event Interrupt Enable */
5076 #define I2C_CR2_ITBUFEN ((uint32_t)0x00000400) /*!<Buffer Interrupt Enable */
5077 #define I2C_CR2_DMAEN ((uint32_t)0x00000800) /*!<DMA Requests Enable */
5078 #define I2C_CR2_LAST ((uint32_t)0x00001000) /*!<DMA Last Transfer */
5079
5080 /******************* Bit definition for I2C_OAR1 register *******************/
5081 #define I2C_OAR1_ADD1_7 ((uint32_t)0x000000FE) /*!<Interface Address */
5082 #define I2C_OAR1_ADD8_9 ((uint32_t)0x00000300) /*!<Interface Address */
5083
5084 #define I2C_OAR1_ADD0 ((uint32_t)0x00000001) /*!<Bit 0 */
5085 #define I2C_OAR1_ADD1 ((uint32_t)0x00000002) /*!<Bit 1 */
5086 #define I2C_OAR1_ADD2 ((uint32_t)0x00000004) /*!<Bit 2 */
5087 #define I2C_OAR1_ADD3 ((uint32_t)0x00000008) /*!<Bit 3 */
5088 #define I2C_OAR1_ADD4 ((uint32_t)0x00000010) /*!<Bit 4 */
5089 #define I2C_OAR1_ADD5 ((uint32_t)0x00000020) /*!<Bit 5 */
5090 #define I2C_OAR1_ADD6 ((uint32_t)0x00000040) /*!<Bit 6 */
5091 #define I2C_OAR1_ADD7 ((uint32_t)0x00000080) /*!<Bit 7 */
5092 #define I2C_OAR1_ADD8 ((uint32_t)0x00000100) /*!<Bit 8 */
5093 #define I2C_OAR1_ADD9 ((uint32_t)0x00000200) /*!<Bit 9 */
5094
5095 #define I2C_OAR1_ADDMODE ((uint32_t)0x00008000) /*!<Addressing Mode (Slave mode) */
5096
5097 /******************* Bit definition for I2C_OAR2 register *******************/
5098 #define I2C_OAR2_ENDUAL ((uint32_t)0x00000001) /*!<Dual addressing mode enable */
5099 #define I2C_OAR2_ADD2 ((uint32_t)0x000000FE) /*!<Interface address */
5100
5101 /******************** Bit definition for I2C_DR register ********************/
5102 #define I2C_DR_DR ((uint32_t)0x000000FF) /*!<8-bit Data Register */
5103
5104 /******************* Bit definition for I2C_SR1 register ********************/
5105 #define I2C_SR1_SB ((uint32_t)0x00000001) /*!<Start Bit (Master mode) */
5106 #define I2C_SR1_ADDR ((uint32_t)0x00000002) /*!<Address sent (master mode)/matched (slave mode) */
5107 #define I2C_SR1_BTF ((uint32_t)0x00000004) /*!<Byte Transfer Finished */
5108 #define I2C_SR1_ADD10 ((uint32_t)0x00000008) /*!<10-bit header sent (Master mode) */
5109 #define I2C_SR1_STOPF ((uint32_t)0x00000010) /*!<Stop detection (Slave mode) */
5110 #define I2C_SR1_RXNE ((uint32_t)0x00000040) /*!<Data Register not Empty (receivers) */
5111 #define I2C_SR1_TXE ((uint32_t)0x00000080) /*!<Data Register Empty (transmitters) */
5112 #define I2C_SR1_BERR ((uint32_t)0x00000100) /*!<Bus Error */
5113 #define I2C_SR1_ARLO ((uint32_t)0x00000200) /*!<Arbitration Lost (master mode) */
5114 #define I2C_SR1_AF ((uint32_t)0x00000400) /*!<Acknowledge Failure */
5115 #define I2C_SR1_OVR ((uint32_t)0x00000800) /*!<Overrun/Underrun */
5116 #define I2C_SR1_PECERR ((uint32_t)0x00001000) /*!<PEC Error in reception */
5117 #define I2C_SR1_TIMEOUT ((uint32_t)0x00004000) /*!<Timeout or Tlow Error */
5118 #define I2C_SR1_SMBALERT ((uint32_t)0x00008000) /*!<SMBus Alert */
5119
5120 /******************* Bit definition for I2C_SR2 register ********************/
5121 #define I2C_SR2_MSL ((uint32_t)0x00000001) /*!<Master/Slave */
5122 #define I2C_SR2_BUSY ((uint32_t)0x00000002) /*!<Bus Busy */
5123 #define I2C_SR2_TRA ((uint32_t)0x00000004) /*!<Transmitter/Receiver */
5124 #define I2C_SR2_GENCALL ((uint32_t)0x00000010) /*!<General Call Address (Slave mode) */
5125 #define I2C_SR2_SMBDEFAULT ((uint32_t)0x00000020) /*!<SMBus Device Default Address (Slave mode) */
5126 #define I2C_SR2_SMBHOST ((uint32_t)0x00000040) /*!<SMBus Host Header (Slave mode) */
5127 #define I2C_SR2_DUALF ((uint32_t)0x00000080) /*!<Dual Flag (Slave mode) */
5128 #define I2C_SR2_PEC ((uint32_t)0x0000FF00) /*!<Packet Error Checking Register */
5129
5130 /******************* Bit definition for I2C_CCR register ********************/
5131 #define I2C_CCR_CCR ((uint32_t)0x00000FFF) /*!<Clock Control Register in Fast/Standard mode (Master mode) */
5132 #define I2C_CCR_DUTY ((uint32_t)0x00004000) /*!<Fast Mode Duty Cycle */
5133 #define I2C_CCR_FS ((uint32_t)0x00008000) /*!<I2C Master Mode Selection */
5134
5135 /****************** Bit definition for I2C_TRISE register *******************/
5136 #define I2C_TRISE_TRISE ((uint32_t)0x0000003F) /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */
5137
5138 /****************** Bit definition for I2C_FLTR register *******************/
5139 #define I2C_FLTR_DNF ((uint32_t)0x0000000F) /*!<Digital Noise Filter */
5140 #define I2C_FLTR_ANOFF ((uint32_t)0x00000010) /*!<Analog Noise Filter OFF */
5141
5142 /******************************************************************************/
5143 /* */
5144 /* Independent WATCHDOG */
5145 /* */
5146 /******************************************************************************/
5147 /******************* Bit definition for IWDG_KR register ********************/
5148 #define IWDG_KR_KEY ((uint32_t)0xFFFF) /*!<Key value (write only, read 0000h) */
5149
5150 /******************* Bit definition for IWDG_PR register ********************/
5151 #define IWDG_PR_PR ((uint32_t)0x07) /*!<PR[2:0] (Prescaler divider) */
5152 #define IWDG_PR_PR_0 ((uint32_t)0x01) /*!<Bit 0 */
5153 #define IWDG_PR_PR_1 ((uint32_t)0x02) /*!<Bit 1 */
5154 #define IWDG_PR_PR_2 ((uint32_t)0x04) /*!<Bit 2 */
5155
5156 /******************* Bit definition for IWDG_RLR register *******************/
5157 #define IWDG_RLR_RL ((uint32_t)0x0FFF) /*!<Watchdog counter reload value */
5158
5159 /******************* Bit definition for IWDG_SR register ********************/
5160 #define IWDG_SR_PVU ((uint32_t)0x01) /*!<Watchdog prescaler value update */
5161 #define IWDG_SR_RVU ((uint32_t)0x02) /*!<Watchdog counter reload value update */
5162
5163
5164 /******************************************************************************/
5165 /* */
5166 /* LCD-TFT Display Controller (LTDC) */
5167 /* */
5168 /******************************************************************************/
5169
5170 /******************** Bit definition for LTDC_SSCR register *****************/
5171
5172 #define LTDC_SSCR_VSH ((uint32_t)0x000007FF) /*!< Vertical Synchronization Height */
5173 #define LTDC_SSCR_HSW ((uint32_t)0x0FFF0000) /*!< Horizontal Synchronization Width */
5174
5175 /******************** Bit definition for LTDC_BPCR register *****************/
5176
5177 #define LTDC_BPCR_AVBP ((uint32_t)0x000007FF) /*!< Accumulated Vertical Back Porch */
5178 #define LTDC_BPCR_AHBP ((uint32_t)0x0FFF0000) /*!< Accumulated Horizontal Back Porch */
5179
5180 /******************** Bit definition for LTDC_AWCR register *****************/
5181
5182 #define LTDC_AWCR_AAH ((uint32_t)0x000007FF) /*!< Accumulated Active heigh */
5183 #define LTDC_AWCR_AAW ((uint32_t)0x0FFF0000) /*!< Accumulated Active Width */
5184
5185 /******************** Bit definition for LTDC_TWCR register *****************/
5186
5187 #define LTDC_TWCR_TOTALH ((uint32_t)0x000007FF) /*!< Total Heigh */
5188 #define LTDC_TWCR_TOTALW ((uint32_t)0x0FFF0000) /*!< Total Width */
5189
5190 /******************** Bit definition for LTDC_GCR register ******************/
5191
5192 #define LTDC_GCR_LTDCEN ((uint32_t)0x00000001) /*!< LCD-TFT controller enable bit */
5193 #define LTDC_GCR_DBW ((uint32_t)0x00000070) /*!< Dither Blue Width */
5194 #define LTDC_GCR_DGW ((uint32_t)0x00000700) /*!< Dither Green Width */
5195 #define LTDC_GCR_DRW ((uint32_t)0x00007000) /*!< Dither Red Width */
5196 #define LTDC_GCR_DTEN ((uint32_t)0x00010000) /*!< Dither Enable */
5197 #define LTDC_GCR_PCPOL ((uint32_t)0x10000000) /*!< Pixel Clock Polarity */
5198 #define LTDC_GCR_DEPOL ((uint32_t)0x20000000) /*!< Data Enable Polarity */
5199 #define LTDC_GCR_VSPOL ((uint32_t)0x40000000) /*!< Vertical Synchronization Polarity */
5200 #define LTDC_GCR_HSPOL ((uint32_t)0x80000000) /*!< Horizontal Synchronization Polarity */
5201
5202 /******************** Bit definition for LTDC_SRCR register *****************/
5203
5204 #define LTDC_SRCR_IMR ((uint32_t)0x00000001) /*!< Immediate Reload */
5205 #define LTDC_SRCR_VBR ((uint32_t)0x00000002) /*!< Vertical Blanking Reload */
5206
5207 /******************** Bit definition for LTDC_BCCR register *****************/
5208
5209 #define LTDC_BCCR_BCBLUE ((uint32_t)0x000000FF) /*!< Background Blue value */
5210 #define LTDC_BCCR_BCGREEN ((uint32_t)0x0000FF00) /*!< Background Green value */
5211 #define LTDC_BCCR_BCRED ((uint32_t)0x00FF0000) /*!< Background Red value */
5212
5213 /******************** Bit definition for LTDC_IER register ******************/
5214
5215 #define LTDC_IER_LIE ((uint32_t)0x00000001) /*!< Line Interrupt Enable */
5216 #define LTDC_IER_FUIE ((uint32_t)0x00000002) /*!< FIFO Underrun Interrupt Enable */
5217 #define LTDC_IER_TERRIE ((uint32_t)0x00000004) /*!< Transfer Error Interrupt Enable */
5218 #define LTDC_IER_RRIE ((uint32_t)0x00000008) /*!< Register Reload interrupt enable */
5219
5220 /******************** Bit definition for LTDC_ISR register ******************/
5221
5222 #define LTDC_ISR_LIF ((uint32_t)0x00000001) /*!< Line Interrupt Flag */
5223 #define LTDC_ISR_FUIF ((uint32_t)0x00000002) /*!< FIFO Underrun Interrupt Flag */
5224 #define LTDC_ISR_TERRIF ((uint32_t)0x00000004) /*!< Transfer Error Interrupt Flag */
5225 #define LTDC_ISR_RRIF ((uint32_t)0x00000008) /*!< Register Reload interrupt Flag */
5226
5227 /******************** Bit definition for LTDC_ICR register ******************/
5228
5229 #define LTDC_ICR_CLIF ((uint32_t)0x00000001) /*!< Clears the Line Interrupt Flag */
5230 #define LTDC_ICR_CFUIF ((uint32_t)0x00000002) /*!< Clears the FIFO Underrun Interrupt Flag */
5231 #define LTDC_ICR_CTERRIF ((uint32_t)0x00000004) /*!< Clears the Transfer Error Interrupt Flag */
5232 #define LTDC_ICR_CRRIF ((uint32_t)0x00000008) /*!< Clears Register Reload interrupt Flag */
5233
5234 /******************** Bit definition for LTDC_LIPCR register ****************/
5235
5236 #define LTDC_LIPCR_LIPOS ((uint32_t)0x000007FF) /*!< Line Interrupt Position */
5237
5238 /******************** Bit definition for LTDC_CPSR register *****************/
5239
5240 #define LTDC_CPSR_CYPOS ((uint32_t)0x0000FFFF) /*!< Current Y Position */
5241 #define LTDC_CPSR_CXPOS ((uint32_t)0xFFFF0000) /*!< Current X Position */
5242
5243 /******************** Bit definition for LTDC_CDSR register *****************/
5244
5245 #define LTDC_CDSR_VDES ((uint32_t)0x00000001) /*!< Vertical Data Enable Status */
5246 #define LTDC_CDSR_HDES ((uint32_t)0x00000002) /*!< Horizontal Data Enable Status */
5247 #define LTDC_CDSR_VSYNCS ((uint32_t)0x00000004) /*!< Vertical Synchronization Status */
5248 #define LTDC_CDSR_HSYNCS ((uint32_t)0x00000008) /*!< Horizontal Synchronization Status */
5249
5250 /******************** Bit definition for LTDC_LxCR register *****************/
5251
5252 #define LTDC_LxCR_LEN ((uint32_t)0x00000001) /*!< Layer Enable */
5253 #define LTDC_LxCR_COLKEN ((uint32_t)0x00000002) /*!< Color Keying Enable */
5254 #define LTDC_LxCR_CLUTEN ((uint32_t)0x00000010) /*!< Color Lockup Table Enable */
5255
5256 /******************** Bit definition for LTDC_LxWHPCR register **************/
5257
5258 #define LTDC_LxWHPCR_WHSTPOS ((uint32_t)0x00000FFF) /*!< Window Horizontal Start Position */
5259 #define LTDC_LxWHPCR_WHSPPOS ((uint32_t)0xFFFF0000) /*!< Window Horizontal Stop Position */
5260
5261 /******************** Bit definition for LTDC_LxWVPCR register **************/
5262
5263 #define LTDC_LxWVPCR_WVSTPOS ((uint32_t)0x00000FFF) /*!< Window Vertical Start Position */
5264 #define LTDC_LxWVPCR_WVSPPOS ((uint32_t)0xFFFF0000) /*!< Window Vertical Stop Position */
5265
5266 /******************** Bit definition for LTDC_LxCKCR register ***************/
5267
5268 #define LTDC_LxCKCR_CKBLUE ((uint32_t)0x000000FF) /*!< Color Key Blue value */
5269 #define LTDC_LxCKCR_CKGREEN ((uint32_t)0x0000FF00) /*!< Color Key Green value */
5270 #define LTDC_LxCKCR_CKRED ((uint32_t)0x00FF0000) /*!< Color Key Red value */
5271
5272 /******************** Bit definition for LTDC_LxPFCR register ***************/
5273
5274 #define LTDC_LxPFCR_PF ((uint32_t)0x00000007) /*!< Pixel Format */
5275
5276 /******************** Bit definition for LTDC_LxCACR register ***************/
5277
5278 #define LTDC_LxCACR_CONSTA ((uint32_t)0x000000FF) /*!< Constant Alpha */
5279
5280 /******************** Bit definition for LTDC_LxDCCR register ***************/
5281
5282 #define LTDC_LxDCCR_DCBLUE ((uint32_t)0x000000FF) /*!< Default Color Blue */
5283 #define LTDC_LxDCCR_DCGREEN ((uint32_t)0x0000FF00) /*!< Default Color Green */
5284 #define LTDC_LxDCCR_DCRED ((uint32_t)0x00FF0000) /*!< Default Color Red */
5285 #define LTDC_LxDCCR_DCALPHA ((uint32_t)0xFF000000) /*!< Default Color Alpha */
5286
5287 /******************** Bit definition for LTDC_LxBFCR register ***************/
5288
5289 #define LTDC_LxBFCR_BF2 ((uint32_t)0x00000007) /*!< Blending Factor 2 */
5290 #define LTDC_LxBFCR_BF1 ((uint32_t)0x00000700) /*!< Blending Factor 1 */
5291
5292 /******************** Bit definition for LTDC_LxCFBAR register **************/
5293
5294 #define LTDC_LxCFBAR_CFBADD ((uint32_t)0xFFFFFFFF) /*!< Color Frame Buffer Start Address */
5295
5296 /******************** Bit definition for LTDC_LxCFBLR register **************/
5297
5298 #define LTDC_LxCFBLR_CFBLL ((uint32_t)0x00001FFF) /*!< Color Frame Buffer Line Length */
5299 #define LTDC_LxCFBLR_CFBP ((uint32_t)0x1FFF0000) /*!< Color Frame Buffer Pitch in bytes */
5300
5301 /******************** Bit definition for LTDC_LxCFBLNR register *************/
5302
5303 #define LTDC_LxCFBLNR_CFBLNBR ((uint32_t)0x000007FF) /*!< Frame Buffer Line Number */
5304
5305 /******************** Bit definition for LTDC_LxCLUTWR register *************/
5306
5307 #define LTDC_LxCLUTWR_BLUE ((uint32_t)0x000000FF) /*!< Blue value */
5308 #define LTDC_LxCLUTWR_GREEN ((uint32_t)0x0000FF00) /*!< Green value */
5309 #define LTDC_LxCLUTWR_RED ((uint32_t)0x00FF0000) /*!< Red value */
5310 #define LTDC_LxCLUTWR_CLUTADD ((uint32_t)0xFF000000) /*!< CLUT address */
5311
5312
5313 /******************************************************************************/
5314 /* */
5315 /* Power Control */
5316 /* */
5317 /******************************************************************************/
5318 /******************** Bit definition for PWR_CR register ********************/
5319 #define PWR_CR_LPDS ((uint32_t)0x00000001) /*!< Low-Power Deepsleep */
5320 #define PWR_CR_PDDS ((uint32_t)0x00000002) /*!< Power Down Deepsleep */
5321 #define PWR_CR_CWUF ((uint32_t)0x00000004) /*!< Clear Wakeup Flag */
5322 #define PWR_CR_CSBF ((uint32_t)0x00000008) /*!< Clear Standby Flag */
5323 #define PWR_CR_PVDE ((uint32_t)0x00000010) /*!< Power Voltage Detector Enable */
5324
5325 #define PWR_CR_PLS ((uint32_t)0x000000E0) /*!< PLS[2:0] bits (PVD Level Selection) */
5326 #define PWR_CR_PLS_0 ((uint32_t)0x00000020) /*!< Bit 0 */
5327 #define PWR_CR_PLS_1 ((uint32_t)0x00000040) /*!< Bit 1 */
5328 #define PWR_CR_PLS_2 ((uint32_t)0x00000080) /*!< Bit 2 */
5329
5330 /*!< PVD level configuration */
5331 #define PWR_CR_PLS_LEV0 ((uint32_t)0x00000000) /*!< PVD level 0 */
5332 #define PWR_CR_PLS_LEV1 ((uint32_t)0x00000020) /*!< PVD level 1 */
5333 #define PWR_CR_PLS_LEV2 ((uint32_t)0x00000040) /*!< PVD level 2 */
5334 #define PWR_CR_PLS_LEV3 ((uint32_t)0x00000060) /*!< PVD level 3 */
5335 #define PWR_CR_PLS_LEV4 ((uint32_t)0x00000080) /*!< PVD level 4 */
5336 #define PWR_CR_PLS_LEV5 ((uint32_t)0x000000A0) /*!< PVD level 5 */
5337 #define PWR_CR_PLS_LEV6 ((uint32_t)0x000000C0) /*!< PVD level 6 */
5338 #define PWR_CR_PLS_LEV7 ((uint32_t)0x000000E0) /*!< PVD level 7 */
5339 #define PWR_CR_DBP ((uint32_t)0x00000100) /*!< Disable Backup Domain write protection */
5340 #define PWR_CR_FPDS ((uint32_t)0x00000200) /*!< Flash power down in Stop mode */
5341 #define PWR_CR_LPLVDS ((uint32_t)0x00000400) /*!< Low-Power Regulator Low Voltage Scaling in Stop mode */
5342 #define PWR_CR_MRLVDS ((uint32_t)0x00000800) /*!< Main regulator Low Voltage Scaling in Stop mode */
5343 #define PWR_CR_ADCDC1 ((uint32_t)0x00002000) /*!< Refer to AN4073 on how to use this bit */
5344 #define PWR_CR_VOS ((uint32_t)0x0000C000) /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */
5345 #define PWR_CR_VOS_0 ((uint32_t)0x00004000) /*!< Bit 0 */
5346 #define PWR_CR_VOS_1 ((uint32_t)0x00008000) /*!< Bit 1 */
5347 #define PWR_CR_ODEN ((uint32_t)0x00010000) /*!< Over Drive enable */
5348 #define PWR_CR_ODSWEN ((uint32_t)0x00020000) /*!< Over Drive switch enabled */
5349 #define PWR_CR_UDEN ((uint32_t)0x000C0000) /*!< Under Drive enable in stop mode */
5350 #define PWR_CR_UDEN_0 ((uint32_t)0x00040000) /*!< Bit 0 */
5351 #define PWR_CR_UDEN_1 ((uint32_t)0x00080000) /*!< Bit 1 */
5352
5353 /* Legacy define */
5354 #define PWR_CR_PMODE PWR_CR_VOS
5355 #define PWR_CR_LPUDS PWR_CR_LPLVDS /*!< Low-Power Regulator in deepsleep under-drive mode */
5356 #define PWR_CR_MRUDS PWR_CR_MRLVDS /*!< Main regulator in deepsleep under-drive mode */
5357
5358 /******************* Bit definition for PWR_CSR register ********************/
5359 #define PWR_CSR_WUF ((uint32_t)0x00000001) /*!< Wakeup Flag */
5360 #define PWR_CSR_SBF ((uint32_t)0x00000002) /*!< Standby Flag */
5361 #define PWR_CSR_PVDO ((uint32_t)0x00000004) /*!< PVD Output */
5362 #define PWR_CSR_BRR ((uint32_t)0x00000008) /*!< Backup regulator ready */
5363 #define PWR_CSR_EWUP ((uint32_t)0x00000100) /*!< Enable WKUP pin */
5364 #define PWR_CSR_BRE ((uint32_t)0x00000200) /*!< Backup regulator enable */
5365 #define PWR_CSR_VOSRDY ((uint32_t)0x00004000) /*!< Regulator voltage scaling output selection ready */
5366 #define PWR_CSR_ODRDY ((uint32_t)0x00010000) /*!< Over Drive generator ready */
5367 #define PWR_CSR_ODSWRDY ((uint32_t)0x00020000) /*!< Over Drive Switch ready */
5368 #define PWR_CSR_UDSWRDY ((uint32_t)0x000C0000) /*!< Under Drive ready */
5369
5370 /* Legacy define */
5371 #define PWR_CSR_REGRDY PWR_CSR_VOSRDY
5372
5373 /******************************************************************************/
5374 /* */
5375 /* Reset and Clock Control */
5376 /* */
5377 /******************************************************************************/
5378 /******************** Bit definition for RCC_CR register ********************/
5379 #define RCC_CR_HSION ((uint32_t)0x00000001)
5380 #define RCC_CR_HSIRDY ((uint32_t)0x00000002)
5381
5382 #define RCC_CR_HSITRIM ((uint32_t)0x000000F8)
5383 #define RCC_CR_HSITRIM_0 ((uint32_t)0x00000008)/*!<Bit 0 */
5384 #define RCC_CR_HSITRIM_1 ((uint32_t)0x00000010)/*!<Bit 1 */
5385 #define RCC_CR_HSITRIM_2 ((uint32_t)0x00000020)/*!<Bit 2 */
5386 #define RCC_CR_HSITRIM_3 ((uint32_t)0x00000040)/*!<Bit 3 */
5387 #define RCC_CR_HSITRIM_4 ((uint32_t)0x00000080)/*!<Bit 4 */
5388
5389 #define RCC_CR_HSICAL ((uint32_t)0x0000FF00)
5390 #define RCC_CR_HSICAL_0 ((uint32_t)0x00000100)/*!<Bit 0 */
5391 #define RCC_CR_HSICAL_1 ((uint32_t)0x00000200)/*!<Bit 1 */
5392 #define RCC_CR_HSICAL_2 ((uint32_t)0x00000400)/*!<Bit 2 */
5393 #define RCC_CR_HSICAL_3 ((uint32_t)0x00000800)/*!<Bit 3 */
5394 #define RCC_CR_HSICAL_4 ((uint32_t)0x00001000)/*!<Bit 4 */
5395 #define RCC_CR_HSICAL_5 ((uint32_t)0x00002000)/*!<Bit 5 */
5396 #define RCC_CR_HSICAL_6 ((uint32_t)0x00004000)/*!<Bit 6 */
5397 #define RCC_CR_HSICAL_7 ((uint32_t)0x00008000)/*!<Bit 7 */
5398
5399 #define RCC_CR_HSEON ((uint32_t)0x00010000)
5400 #define RCC_CR_HSERDY ((uint32_t)0x00020000)
5401 #define RCC_CR_HSEBYP ((uint32_t)0x00040000)
5402 #define RCC_CR_CSSON ((uint32_t)0x00080000)
5403 #define RCC_CR_PLLON ((uint32_t)0x01000000)
5404 #define RCC_CR_PLLRDY ((uint32_t)0x02000000)
5405 #define RCC_CR_PLLI2SON ((uint32_t)0x04000000)
5406 #define RCC_CR_PLLI2SRDY ((uint32_t)0x08000000)
5407 #define RCC_CR_PLLSAION ((uint32_t)0x10000000)
5408 #define RCC_CR_PLLSAIRDY ((uint32_t)0x20000000)
5409
5410 /******************** Bit definition for RCC_PLLCFGR register ***************/
5411 #define RCC_PLLCFGR_PLLM ((uint32_t)0x0000003F)
5412 #define RCC_PLLCFGR_PLLM_0 ((uint32_t)0x00000001)
5413 #define RCC_PLLCFGR_PLLM_1 ((uint32_t)0x00000002)
5414 #define RCC_PLLCFGR_PLLM_2 ((uint32_t)0x00000004)
5415 #define RCC_PLLCFGR_PLLM_3 ((uint32_t)0x00000008)
5416 #define RCC_PLLCFGR_PLLM_4 ((uint32_t)0x00000010)
5417 #define RCC_PLLCFGR_PLLM_5 ((uint32_t)0x00000020)
5418
5419 #define RCC_PLLCFGR_PLLN ((uint32_t)0x00007FC0)
5420 #define RCC_PLLCFGR_PLLN_0 ((uint32_t)0x00000040)
5421 #define RCC_PLLCFGR_PLLN_1 ((uint32_t)0x00000080)
5422 #define RCC_PLLCFGR_PLLN_2 ((uint32_t)0x00000100)
5423 #define RCC_PLLCFGR_PLLN_3 ((uint32_t)0x00000200)
5424 #define RCC_PLLCFGR_PLLN_4 ((uint32_t)0x00000400)
5425 #define RCC_PLLCFGR_PLLN_5 ((uint32_t)0x00000800)
5426 #define RCC_PLLCFGR_PLLN_6 ((uint32_t)0x00001000)
5427 #define RCC_PLLCFGR_PLLN_7 ((uint32_t)0x00002000)
5428 #define RCC_PLLCFGR_PLLN_8 ((uint32_t)0x00004000)
5429
5430 #define RCC_PLLCFGR_PLLP ((uint32_t)0x00030000)
5431 #define RCC_PLLCFGR_PLLP_0 ((uint32_t)0x00010000)
5432 #define RCC_PLLCFGR_PLLP_1 ((uint32_t)0x00020000)
5433
5434 #define RCC_PLLCFGR_PLLSRC ((uint32_t)0x00400000)
5435 #define RCC_PLLCFGR_PLLSRC_HSE ((uint32_t)0x00400000)
5436 #define RCC_PLLCFGR_PLLSRC_HSI ((uint32_t)0x00000000)
5437
5438 #define RCC_PLLCFGR_PLLQ ((uint32_t)0x0F000000)
5439 #define RCC_PLLCFGR_PLLQ_0 ((uint32_t)0x01000000)
5440 #define RCC_PLLCFGR_PLLQ_1 ((uint32_t)0x02000000)
5441 #define RCC_PLLCFGR_PLLQ_2 ((uint32_t)0x04000000)
5442 #define RCC_PLLCFGR_PLLQ_3 ((uint32_t)0x08000000)
5443
5444 /******************** Bit definition for RCC_CFGR register ******************/
5445 /*!< SW configuration */
5446 #define RCC_CFGR_SW ((uint32_t)0x00000003) /*!< SW[1:0] bits (System clock Switch) */
5447 #define RCC_CFGR_SW_0 ((uint32_t)0x00000001) /*!< Bit 0 */
5448 #define RCC_CFGR_SW_1 ((uint32_t)0x00000002) /*!< Bit 1 */
5449
5450 #define RCC_CFGR_SW_HSI ((uint32_t)0x00000000) /*!< HSI selected as system clock */
5451 #define RCC_CFGR_SW_HSE ((uint32_t)0x00000001) /*!< HSE selected as system clock */
5452 #define RCC_CFGR_SW_PLL ((uint32_t)0x00000002) /*!< PLL selected as system clock */
5453
5454 /*!< SWS configuration */
5455 #define RCC_CFGR_SWS ((uint32_t)0x0000000C) /*!< SWS[1:0] bits (System Clock Switch Status) */
5456 #define RCC_CFGR_SWS_0 ((uint32_t)0x00000004) /*!< Bit 0 */
5457 #define RCC_CFGR_SWS_1 ((uint32_t)0x00000008) /*!< Bit 1 */
5458
5459 #define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000) /*!< HSI oscillator used as system clock */
5460 #define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004) /*!< HSE oscillator used as system clock */
5461 #define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008) /*!< PLL used as system clock */
5462
5463 /*!< HPRE configuration */
5464 #define RCC_CFGR_HPRE ((uint32_t)0x000000F0) /*!< HPRE[3:0] bits (AHB prescaler) */
5465 #define RCC_CFGR_HPRE_0 ((uint32_t)0x00000010) /*!< Bit 0 */
5466 #define RCC_CFGR_HPRE_1 ((uint32_t)0x00000020) /*!< Bit 1 */
5467 #define RCC_CFGR_HPRE_2 ((uint32_t)0x00000040) /*!< Bit 2 */
5468 #define RCC_CFGR_HPRE_3 ((uint32_t)0x00000080) /*!< Bit 3 */
5469
5470 #define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000) /*!< SYSCLK not divided */
5471 #define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080) /*!< SYSCLK divided by 2 */
5472 #define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090) /*!< SYSCLK divided by 4 */
5473 #define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0) /*!< SYSCLK divided by 8 */
5474 #define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0) /*!< SYSCLK divided by 16 */
5475 #define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0) /*!< SYSCLK divided by 64 */
5476 #define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0) /*!< SYSCLK divided by 128 */
5477 #define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0) /*!< SYSCLK divided by 256 */
5478 #define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0) /*!< SYSCLK divided by 512 */
5479
5480 /*!< PPRE1 configuration */
5481 #define RCC_CFGR_PPRE1 ((uint32_t)0x00001C00) /*!< PRE1[2:0] bits (APB1 prescaler) */
5482 #define RCC_CFGR_PPRE1_0 ((uint32_t)0x00000400) /*!< Bit 0 */
5483 #define RCC_CFGR_PPRE1_1 ((uint32_t)0x00000800) /*!< Bit 1 */
5484 #define RCC_CFGR_PPRE1_2 ((uint32_t)0x00001000) /*!< Bit 2 */
5485
5486 #define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
5487 #define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00001000) /*!< HCLK divided by 2 */
5488 #define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00001400) /*!< HCLK divided by 4 */
5489 #define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00001800) /*!< HCLK divided by 8 */
5490 #define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00001C00) /*!< HCLK divided by 16 */
5491
5492 /*!< PPRE2 configuration */
5493 #define RCC_CFGR_PPRE2 ((uint32_t)0x0000E000) /*!< PRE2[2:0] bits (APB2 prescaler) */
5494 #define RCC_CFGR_PPRE2_0 ((uint32_t)0x00002000) /*!< Bit 0 */
5495 #define RCC_CFGR_PPRE2_1 ((uint32_t)0x00004000) /*!< Bit 1 */
5496 #define RCC_CFGR_PPRE2_2 ((uint32_t)0x00008000) /*!< Bit 2 */
5497
5498 #define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
5499 #define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00008000) /*!< HCLK divided by 2 */
5500 #define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x0000A000) /*!< HCLK divided by 4 */
5501 #define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x0000C000) /*!< HCLK divided by 8 */
5502 #define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x0000E000) /*!< HCLK divided by 16 */
5503
5504 /*!< RTCPRE configuration */
5505 #define RCC_CFGR_RTCPRE ((uint32_t)0x001F0000)
5506 #define RCC_CFGR_RTCPRE_0 ((uint32_t)0x00010000)
5507 #define RCC_CFGR_RTCPRE_1 ((uint32_t)0x00020000)
5508 #define RCC_CFGR_RTCPRE_2 ((uint32_t)0x00040000)
5509 #define RCC_CFGR_RTCPRE_3 ((uint32_t)0x00080000)
5510 #define RCC_CFGR_RTCPRE_4 ((uint32_t)0x00100000)
5511
5512 /*!< MCO1 configuration */
5513 #define RCC_CFGR_MCO1 ((uint32_t)0x00600000)
5514 #define RCC_CFGR_MCO1_0 ((uint32_t)0x00200000)
5515 #define RCC_CFGR_MCO1_1 ((uint32_t)0x00400000)
5516
5517 #define RCC_CFGR_I2SSRC ((uint32_t)0x00800000)
5518
5519 #define RCC_CFGR_MCO1PRE ((uint32_t)0x07000000)
5520 #define RCC_CFGR_MCO1PRE_0 ((uint32_t)0x01000000)
5521 #define RCC_CFGR_MCO1PRE_1 ((uint32_t)0x02000000)
5522 #define RCC_CFGR_MCO1PRE_2 ((uint32_t)0x04000000)
5523
5524 #define RCC_CFGR_MCO2PRE ((uint32_t)0x38000000)
5525 #define RCC_CFGR_MCO2PRE_0 ((uint32_t)0x08000000)
5526 #define RCC_CFGR_MCO2PRE_1 ((uint32_t)0x10000000)
5527 #define RCC_CFGR_MCO2PRE_2 ((uint32_t)0x20000000)
5528
5529 #define RCC_CFGR_MCO2 ((uint32_t)0xC0000000)
5530 #define RCC_CFGR_MCO2_0 ((uint32_t)0x40000000)
5531 #define RCC_CFGR_MCO2_1 ((uint32_t)0x80000000)
5532
5533 /******************** Bit definition for RCC_CIR register *******************/
5534 #define RCC_CIR_LSIRDYF ((uint32_t)0x00000001)
5535 #define RCC_CIR_LSERDYF ((uint32_t)0x00000002)
5536 #define RCC_CIR_HSIRDYF ((uint32_t)0x00000004)
5537 #define RCC_CIR_HSERDYF ((uint32_t)0x00000008)
5538 #define RCC_CIR_PLLRDYF ((uint32_t)0x00000010)
5539 #define RCC_CIR_PLLI2SRDYF ((uint32_t)0x00000020)
5540 #define RCC_CIR_PLLSAIRDYF ((uint32_t)0x00000040)
5541 #define RCC_CIR_CSSF ((uint32_t)0x00000080)
5542 #define RCC_CIR_LSIRDYIE ((uint32_t)0x00000100)
5543 #define RCC_CIR_LSERDYIE ((uint32_t)0x00000200)
5544 #define RCC_CIR_HSIRDYIE ((uint32_t)0x00000400)
5545 #define RCC_CIR_HSERDYIE ((uint32_t)0x00000800)
5546 #define RCC_CIR_PLLRDYIE ((uint32_t)0x00001000)
5547 #define RCC_CIR_PLLI2SRDYIE ((uint32_t)0x00002000)
5548 #define RCC_CIR_PLLSAIRDYIE ((uint32_t)0x00004000)
5549 #define RCC_CIR_LSIRDYC ((uint32_t)0x00010000)
5550 #define RCC_CIR_LSERDYC ((uint32_t)0x00020000)
5551 #define RCC_CIR_HSIRDYC ((uint32_t)0x00040000)
5552 #define RCC_CIR_HSERDYC ((uint32_t)0x00080000)
5553 #define RCC_CIR_PLLRDYC ((uint32_t)0x00100000)
5554 #define RCC_CIR_PLLI2SRDYC ((uint32_t)0x00200000)
5555 #define RCC_CIR_PLLSAIRDYC ((uint32_t)0x00400000)
5556 #define RCC_CIR_CSSC ((uint32_t)0x00800000)
5557
5558 /******************** Bit definition for RCC_AHB1RSTR register **************/
5559 #define RCC_AHB1RSTR_GPIOARST ((uint32_t)0x00000001)
5560 #define RCC_AHB1RSTR_GPIOBRST ((uint32_t)0x00000002)
5561 #define RCC_AHB1RSTR_GPIOCRST ((uint32_t)0x00000004)
5562 #define RCC_AHB1RSTR_GPIODRST ((uint32_t)0x00000008)
5563 #define RCC_AHB1RSTR_GPIOERST ((uint32_t)0x00000010)
5564 #define RCC_AHB1RSTR_GPIOFRST ((uint32_t)0x00000020)
5565 #define RCC_AHB1RSTR_GPIOGRST ((uint32_t)0x00000040)
5566 #define RCC_AHB1RSTR_GPIOHRST ((uint32_t)0x00000080)
5567 #define RCC_AHB1RSTR_GPIOIRST ((uint32_t)0x00000100)
5568 #define RCC_AHB1RSTR_GPIOJRST ((uint32_t)0x00000200)
5569 #define RCC_AHB1RSTR_GPIOKRST ((uint32_t)0x00000400)
5570 #define RCC_AHB1RSTR_CRCRST ((uint32_t)0x00001000)
5571 #define RCC_AHB1RSTR_DMA1RST ((uint32_t)0x00200000)
5572 #define RCC_AHB1RSTR_DMA2RST ((uint32_t)0x00400000)
5573 #define RCC_AHB1RSTR_DMA2DRST ((uint32_t)0x00800000)
5574 #define RCC_AHB1RSTR_ETHMACRST ((uint32_t)0x02000000)
5575 #define RCC_AHB1RSTR_OTGHRST ((uint32_t)0x10000000)
5576
5577 /******************** Bit definition for RCC_AHB2RSTR register **************/
5578 #define RCC_AHB2RSTR_DCMIRST ((uint32_t)0x00000001)
5579 #define RCC_AHB2RSTR_RNGRST ((uint32_t)0x00000040)
5580 #define RCC_AHB2RSTR_OTGFSRST ((uint32_t)0x00000080)
5581
5582 /******************** Bit definition for RCC_AHB3RSTR register **************/
5583 #define RCC_AHB3RSTR_FMCRST ((uint32_t)0x00000001)
5584
5585 /******************** Bit definition for RCC_APB1RSTR register **************/
5586 #define RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001)
5587 #define RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002)
5588 #define RCC_APB1RSTR_TIM4RST ((uint32_t)0x00000004)
5589 #define RCC_APB1RSTR_TIM5RST ((uint32_t)0x00000008)
5590 #define RCC_APB1RSTR_TIM6RST ((uint32_t)0x00000010)
5591 #define RCC_APB1RSTR_TIM7RST ((uint32_t)0x00000020)
5592 #define RCC_APB1RSTR_TIM12RST ((uint32_t)0x00000040)
5593 #define RCC_APB1RSTR_TIM13RST ((uint32_t)0x00000080)
5594 #define RCC_APB1RSTR_TIM14RST ((uint32_t)0x00000100)
5595 #define RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800)
5596 #define RCC_APB1RSTR_SPI2RST ((uint32_t)0x00004000)
5597 #define RCC_APB1RSTR_SPI3RST ((uint32_t)0x00008000)
5598 #define RCC_APB1RSTR_USART2RST ((uint32_t)0x00020000)
5599 #define RCC_APB1RSTR_USART3RST ((uint32_t)0x00040000)
5600 #define RCC_APB1RSTR_UART4RST ((uint32_t)0x00080000)
5601 #define RCC_APB1RSTR_UART5RST ((uint32_t)0x00100000)
5602 #define RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000)
5603 #define RCC_APB1RSTR_I2C2RST ((uint32_t)0x00400000)
5604 #define RCC_APB1RSTR_I2C3RST ((uint32_t)0x00800000)
5605 #define RCC_APB1RSTR_CAN1RST ((uint32_t)0x02000000)
5606 #define RCC_APB1RSTR_CAN2RST ((uint32_t)0x04000000)
5607 #define RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000)
5608 #define RCC_APB1RSTR_DACRST ((uint32_t)0x20000000)
5609 #define RCC_APB1RSTR_UART7RST ((uint32_t)0x40000000)
5610 #define RCC_APB1RSTR_UART8RST ((uint32_t)0x80000000)
5611
5612 /******************** Bit definition for RCC_APB2RSTR register **************/
5613 #define RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000001)
5614 #define RCC_APB2RSTR_TIM8RST ((uint32_t)0x00000002)
5615 #define RCC_APB2RSTR_USART1RST ((uint32_t)0x00000010)
5616 #define RCC_APB2RSTR_USART6RST ((uint32_t)0x00000020)
5617 #define RCC_APB2RSTR_ADCRST ((uint32_t)0x00000100)
5618 #define RCC_APB2RSTR_SDIORST ((uint32_t)0x00000800)
5619 #define RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000)
5620 #define RCC_APB2RSTR_SPI4RST ((uint32_t)0x00002000)
5621 #define RCC_APB2RSTR_SYSCFGRST ((uint32_t)0x00004000)
5622 #define RCC_APB2RSTR_TIM9RST ((uint32_t)0x00010000)
5623 #define RCC_APB2RSTR_TIM10RST ((uint32_t)0x00020000)
5624 #define RCC_APB2RSTR_TIM11RST ((uint32_t)0x00040000)
5625 #define RCC_APB2RSTR_SPI5RST ((uint32_t)0x00100000)
5626 #define RCC_APB2RSTR_SPI6RST ((uint32_t)0x00200000)
5627 #define RCC_APB2RSTR_SAI1RST ((uint32_t)0x00400000)
5628 #define RCC_APB2RSTR_LTDCRST ((uint32_t)0x04000000)
5629
5630 /* Old SPI1RST bit definition, maintained for legacy purpose */
5631 #define RCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST
5632
5633 /******************** Bit definition for RCC_AHB1ENR register ***************/
5634 #define RCC_AHB1ENR_GPIOAEN ((uint32_t)0x00000001)
5635 #define RCC_AHB1ENR_GPIOBEN ((uint32_t)0x00000002)
5636 #define RCC_AHB1ENR_GPIOCEN ((uint32_t)0x00000004)
5637 #define RCC_AHB1ENR_GPIODEN ((uint32_t)0x00000008)
5638 #define RCC_AHB1ENR_GPIOEEN ((uint32_t)0x00000010)
5639 #define RCC_AHB1ENR_GPIOFEN ((uint32_t)0x00000020)
5640 #define RCC_AHB1ENR_GPIOGEN ((uint32_t)0x00000040)
5641 #define RCC_AHB1ENR_GPIOHEN ((uint32_t)0x00000080)
5642 #define RCC_AHB1ENR_GPIOIEN ((uint32_t)0x00000100)
5643 #define RCC_AHB1ENR_GPIOJEN ((uint32_t)0x00000200)
5644 #define RCC_AHB1ENR_GPIOKEN ((uint32_t)0x00000400)
5645
5646 #define RCC_AHB1ENR_CRCEN ((uint32_t)0x00001000)
5647 #define RCC_AHB1ENR_BKPSRAMEN ((uint32_t)0x00040000)
5648 #define RCC_AHB1ENR_CCMDATARAMEN ((uint32_t)0x00100000)
5649 #define RCC_AHB1ENR_DMA1EN ((uint32_t)0x00200000)
5650 #define RCC_AHB1ENR_DMA2EN ((uint32_t)0x00400000)
5651 #define RCC_AHB1ENR_DMA2DEN ((uint32_t)0x00800000)
5652
5653 #define RCC_AHB1ENR_ETHMACEN ((uint32_t)0x02000000)
5654 #define RCC_AHB1ENR_ETHMACTXEN ((uint32_t)0x04000000)
5655 #define RCC_AHB1ENR_ETHMACRXEN ((uint32_t)0x08000000)
5656 #define RCC_AHB1ENR_ETHMACPTPEN ((uint32_t)0x10000000)
5657 #define RCC_AHB1ENR_OTGHSEN ((uint32_t)0x20000000)
5658 #define RCC_AHB1ENR_OTGHSULPIEN ((uint32_t)0x40000000)
5659
5660 /******************** Bit definition for RCC_AHB2ENR register ***************/
5661 #define RCC_AHB2ENR_DCMIEN ((uint32_t)0x00000001)
5662 #define RCC_AHB2ENR_RNGEN ((uint32_t)0x00000040)
5663 #define RCC_AHB2ENR_OTGFSEN ((uint32_t)0x00000080)
5664
5665 /******************** Bit definition for RCC_AHB3ENR register ***************/
5666 #define RCC_AHB3ENR_FMCEN ((uint32_t)0x00000001)
5667
5668 /******************** Bit definition for RCC_APB1ENR register ***************/
5669 #define RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001)
5670 #define RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002)
5671 #define RCC_APB1ENR_TIM4EN ((uint32_t)0x00000004)
5672 #define RCC_APB1ENR_TIM5EN ((uint32_t)0x00000008)
5673 #define RCC_APB1ENR_TIM6EN ((uint32_t)0x00000010)
5674 #define RCC_APB1ENR_TIM7EN ((uint32_t)0x00000020)
5675 #define RCC_APB1ENR_TIM12EN ((uint32_t)0x00000040)
5676 #define RCC_APB1ENR_TIM13EN ((uint32_t)0x00000080)
5677 #define RCC_APB1ENR_TIM14EN ((uint32_t)0x00000100)
5678 #define RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800)
5679 #define RCC_APB1ENR_SPI2EN ((uint32_t)0x00004000)
5680 #define RCC_APB1ENR_SPI3EN ((uint32_t)0x00008000)
5681 #define RCC_APB1ENR_USART2EN ((uint32_t)0x00020000)
5682 #define RCC_APB1ENR_USART3EN ((uint32_t)0x00040000)
5683 #define RCC_APB1ENR_UART4EN ((uint32_t)0x00080000)
5684 #define RCC_APB1ENR_UART5EN ((uint32_t)0x00100000)
5685 #define RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000)
5686 #define RCC_APB1ENR_I2C2EN ((uint32_t)0x00400000)
5687 #define RCC_APB1ENR_I2C3EN ((uint32_t)0x00800000)
5688 #define RCC_APB1ENR_CAN1EN ((uint32_t)0x02000000)
5689 #define RCC_APB1ENR_CAN2EN ((uint32_t)0x04000000)
5690 #define RCC_APB1ENR_PWREN ((uint32_t)0x10000000)
5691 #define RCC_APB1ENR_DACEN ((uint32_t)0x20000000)
5692 #define RCC_APB1ENR_UART7EN ((uint32_t)0x40000000)
5693 #define RCC_APB1ENR_UART8EN ((uint32_t)0x80000000)
5694
5695 /******************** Bit definition for RCC_APB2ENR register ***************/
5696 #define RCC_APB2ENR_TIM1EN ((uint32_t)0x00000001)
5697 #define RCC_APB2ENR_TIM8EN ((uint32_t)0x00000002)
5698 #define RCC_APB2ENR_USART1EN ((uint32_t)0x00000010)
5699 #define RCC_APB2ENR_USART6EN ((uint32_t)0x00000020)
5700 #define RCC_APB2ENR_ADC1EN ((uint32_t)0x00000100)
5701 #define RCC_APB2ENR_ADC2EN ((uint32_t)0x00000200)
5702 #define RCC_APB2ENR_ADC3EN ((uint32_t)0x00000400)
5703 #define RCC_APB2ENR_SDIOEN ((uint32_t)0x00000800)
5704 #define RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000)
5705 #define RCC_APB2ENR_SPI4EN ((uint32_t)0x00002000)
5706 #define RCC_APB2ENR_SYSCFGEN ((uint32_t)0x00004000)
5707 #define RCC_APB2ENR_TIM9EN ((uint32_t)0x00010000)
5708 #define RCC_APB2ENR_TIM10EN ((uint32_t)0x00020000)
5709 #define RCC_APB2ENR_TIM11EN ((uint32_t)0x00040000)
5710 #define RCC_APB2ENR_SPI5EN ((uint32_t)0x00100000)
5711 #define RCC_APB2ENR_SPI6EN ((uint32_t)0x00200000)
5712 #define RCC_APB2ENR_SAI1EN ((uint32_t)0x00400000)
5713 #define RCC_APB2ENR_LTDCEN ((uint32_t)0x04000000)
5714
5715 /******************** Bit definition for RCC_AHB1LPENR register *************/
5716 #define RCC_AHB1LPENR_GPIOALPEN ((uint32_t)0x00000001)
5717 #define RCC_AHB1LPENR_GPIOBLPEN ((uint32_t)0x00000002)
5718 #define RCC_AHB1LPENR_GPIOCLPEN ((uint32_t)0x00000004)
5719 #define RCC_AHB1LPENR_GPIODLPEN ((uint32_t)0x00000008)
5720 #define RCC_AHB1LPENR_GPIOELPEN ((uint32_t)0x00000010)
5721 #define RCC_AHB1LPENR_GPIOFLPEN ((uint32_t)0x00000020)
5722 #define RCC_AHB1LPENR_GPIOGLPEN ((uint32_t)0x00000040)
5723 #define RCC_AHB1LPENR_GPIOHLPEN ((uint32_t)0x00000080)
5724 #define RCC_AHB1LPENR_GPIOILPEN ((uint32_t)0x00000100)
5725 #define RCC_AHB1LPENR_GPIOJLPEN ((uint32_t)0x00000200)
5726 #define RCC_AHB1LPENR_GPIOKLPEN ((uint32_t)0x00000400)
5727
5728 #define RCC_AHB1LPENR_CRCLPEN ((uint32_t)0x00001000)
5729 #define RCC_AHB1LPENR_FLITFLPEN ((uint32_t)0x00008000)
5730 #define RCC_AHB1LPENR_SRAM1LPEN ((uint32_t)0x00010000)
5731 #define RCC_AHB1LPENR_SRAM2LPEN ((uint32_t)0x00020000)
5732 #define RCC_AHB1LPENR_BKPSRAMLPEN ((uint32_t)0x00040000)
5733 #define RCC_AHB1LPENR_SRAM3LPEN ((uint32_t)0x00080000)
5734 #define RCC_AHB1LPENR_DMA1LPEN ((uint32_t)0x00200000)
5735 #define RCC_AHB1LPENR_DMA2LPEN ((uint32_t)0x00400000)
5736 #define RCC_AHB1LPENR_DMA2DLPEN ((uint32_t)0x00800000)
5737
5738 #define RCC_AHB1LPENR_ETHMACLPEN ((uint32_t)0x02000000)
5739 #define RCC_AHB1LPENR_ETHMACTXLPEN ((uint32_t)0x04000000)
5740 #define RCC_AHB1LPENR_ETHMACRXLPEN ((uint32_t)0x08000000)
5741 #define RCC_AHB1LPENR_ETHMACPTPLPEN ((uint32_t)0x10000000)
5742 #define RCC_AHB1LPENR_OTGHSLPEN ((uint32_t)0x20000000)
5743 #define RCC_AHB1LPENR_OTGHSULPILPEN ((uint32_t)0x40000000)
5744
5745 /******************** Bit definition for RCC_AHB2LPENR register *************/
5746 #define RCC_AHB2LPENR_DCMILPEN ((uint32_t)0x00000001)
5747 #define RCC_AHB2LPENR_RNGLPEN ((uint32_t)0x00000040)
5748 #define RCC_AHB2LPENR_OTGFSLPEN ((uint32_t)0x00000080)
5749
5750 /******************** Bit definition for RCC_AHB3LPENR register *************/
5751 #define RCC_AHB3LPENR_FMCLPEN ((uint32_t)0x00000001)
5752
5753 /******************** Bit definition for RCC_APB1LPENR register *************/
5754 #define RCC_APB1LPENR_TIM2LPEN ((uint32_t)0x00000001)
5755 #define RCC_APB1LPENR_TIM3LPEN ((uint32_t)0x00000002)
5756 #define RCC_APB1LPENR_TIM4LPEN ((uint32_t)0x00000004)
5757 #define RCC_APB1LPENR_TIM5LPEN ((uint32_t)0x00000008)
5758 #define RCC_APB1LPENR_TIM6LPEN ((uint32_t)0x00000010)
5759 #define RCC_APB1LPENR_TIM7LPEN ((uint32_t)0x00000020)
5760 #define RCC_APB1LPENR_TIM12LPEN ((uint32_t)0x00000040)
5761 #define RCC_APB1LPENR_TIM13LPEN ((uint32_t)0x00000080)
5762 #define RCC_APB1LPENR_TIM14LPEN ((uint32_t)0x00000100)
5763 #define RCC_APB1LPENR_WWDGLPEN ((uint32_t)0x00000800)
5764 #define RCC_APB1LPENR_SPI2LPEN ((uint32_t)0x00004000)
5765 #define RCC_APB1LPENR_SPI3LPEN ((uint32_t)0x00008000)
5766 #define RCC_APB1LPENR_USART2LPEN ((uint32_t)0x00020000)
5767 #define RCC_APB1LPENR_USART3LPEN ((uint32_t)0x00040000)
5768 #define RCC_APB1LPENR_UART4LPEN ((uint32_t)0x00080000)
5769 #define RCC_APB1LPENR_UART5LPEN ((uint32_t)0x00100000)
5770 #define RCC_APB1LPENR_I2C1LPEN ((uint32_t)0x00200000)
5771 #define RCC_APB1LPENR_I2C2LPEN ((uint32_t)0x00400000)
5772 #define RCC_APB1LPENR_I2C3LPEN ((uint32_t)0x00800000)
5773 #define RCC_APB1LPENR_CAN1LPEN ((uint32_t)0x02000000)
5774 #define RCC_APB1LPENR_CAN2LPEN ((uint32_t)0x04000000)
5775 #define RCC_APB1LPENR_PWRLPEN ((uint32_t)0x10000000)
5776 #define RCC_APB1LPENR_DACLPEN ((uint32_t)0x20000000)
5777 #define RCC_APB1LPENR_UART7LPEN ((uint32_t)0x40000000)
5778 #define RCC_APB1LPENR_UART8LPEN ((uint32_t)0x80000000)
5779
5780 /******************** Bit definition for RCC_APB2LPENR register *************/
5781 #define RCC_APB2LPENR_TIM1LPEN ((uint32_t)0x00000001)
5782 #define RCC_APB2LPENR_TIM8LPEN ((uint32_t)0x00000002)
5783 #define RCC_APB2LPENR_USART1LPEN ((uint32_t)0x00000010)
5784 #define RCC_APB2LPENR_USART6LPEN ((uint32_t)0x00000020)
5785 #define RCC_APB2LPENR_ADC1LPEN ((uint32_t)0x00000100)
5786 #define RCC_APB2LPENR_ADC2LPEN ((uint32_t)0x00000200)
5787 #define RCC_APB2LPENR_ADC3LPEN ((uint32_t)0x00000400)
5788 #define RCC_APB2LPENR_SDIOLPEN ((uint32_t)0x00000800)
5789 #define RCC_APB2LPENR_SPI1LPEN ((uint32_t)0x00001000)
5790 #define RCC_APB2LPENR_SPI4LPEN ((uint32_t)0x00002000)
5791 #define RCC_APB2LPENR_SYSCFGLPEN ((uint32_t)0x00004000)
5792 #define RCC_APB2LPENR_TIM9LPEN ((uint32_t)0x00010000)
5793 #define RCC_APB2LPENR_TIM10LPEN ((uint32_t)0x00020000)
5794 #define RCC_APB2LPENR_TIM11LPEN ((uint32_t)0x00040000)
5795 #define RCC_APB2LPENR_SPI5LPEN ((uint32_t)0x00100000)
5796 #define RCC_APB2LPENR_SPI6LPEN ((uint32_t)0x00200000)
5797 #define RCC_APB2LPENR_SAI1LPEN ((uint32_t)0x00400000)
5798 #define RCC_APB2LPENR_LTDCLPEN ((uint32_t)0x04000000)
5799
5800 /******************** Bit definition for RCC_BDCR register ******************/
5801 #define RCC_BDCR_LSEON ((uint32_t)0x00000001)
5802 #define RCC_BDCR_LSERDY ((uint32_t)0x00000002)
5803 #define RCC_BDCR_LSEBYP ((uint32_t)0x00000004)
5804
5805 #define RCC_BDCR_RTCSEL ((uint32_t)0x00000300)
5806 #define RCC_BDCR_RTCSEL_0 ((uint32_t)0x00000100)
5807 #define RCC_BDCR_RTCSEL_1 ((uint32_t)0x00000200)
5808
5809 #define RCC_BDCR_RTCEN ((uint32_t)0x00008000)
5810 #define RCC_BDCR_BDRST ((uint32_t)0x00010000)
5811
5812 /******************** Bit definition for RCC_CSR register *******************/
5813 #define RCC_CSR_LSION ((uint32_t)0x00000001)
5814 #define RCC_CSR_LSIRDY ((uint32_t)0x00000002)
5815 #define RCC_CSR_RMVF ((uint32_t)0x01000000)
5816 #define RCC_CSR_BORRSTF ((uint32_t)0x02000000)
5817 #define RCC_CSR_PADRSTF ((uint32_t)0x04000000)
5818 #define RCC_CSR_PORRSTF ((uint32_t)0x08000000)
5819 #define RCC_CSR_SFTRSTF ((uint32_t)0x10000000)
5820 #define RCC_CSR_WDGRSTF ((uint32_t)0x20000000)
5821 #define RCC_CSR_WWDGRSTF ((uint32_t)0x40000000)
5822 #define RCC_CSR_LPWRRSTF ((uint32_t)0x80000000)
5823
5824 /******************** Bit definition for RCC_SSCGR register *****************/
5825 #define RCC_SSCGR_MODPER ((uint32_t)0x00001FFF)
5826 #define RCC_SSCGR_INCSTEP ((uint32_t)0x0FFFE000)
5827 #define RCC_SSCGR_SPREADSEL ((uint32_t)0x40000000)
5828 #define RCC_SSCGR_SSCGEN ((uint32_t)0x80000000)
5829
5830 /******************** Bit definition for RCC_PLLI2SCFGR register ************/
5831 #define RCC_PLLI2SCFGR_PLLI2SN ((uint32_t)0x00007FC0)
5832 #define RCC_PLLI2SCFGR_PLLI2SN_0 ((uint32_t)0x00000040)
5833 #define RCC_PLLI2SCFGR_PLLI2SN_1 ((uint32_t)0x00000080)
5834 #define RCC_PLLI2SCFGR_PLLI2SN_2 ((uint32_t)0x00000100)
5835 #define RCC_PLLI2SCFGR_PLLI2SN_3 ((uint32_t)0x00000200)
5836 #define RCC_PLLI2SCFGR_PLLI2SN_4 ((uint32_t)0x00000400)
5837 #define RCC_PLLI2SCFGR_PLLI2SN_5 ((uint32_t)0x00000800)
5838 #define RCC_PLLI2SCFGR_PLLI2SN_6 ((uint32_t)0x00001000)
5839 #define RCC_PLLI2SCFGR_PLLI2SN_7 ((uint32_t)0x00002000)
5840 #define RCC_PLLI2SCFGR_PLLI2SN_8 ((uint32_t)0x00004000)
5841
5842 #define RCC_PLLI2SCFGR_PLLI2SQ ((uint32_t)0x0F000000)
5843 #define RCC_PLLI2SCFGR_PLLI2SQ_0 ((uint32_t)0x01000000)
5844 #define RCC_PLLI2SCFGR_PLLI2SQ_1 ((uint32_t)0x02000000)
5845 #define RCC_PLLI2SCFGR_PLLI2SQ_2 ((uint32_t)0x04000000)
5846 #define RCC_PLLI2SCFGR_PLLI2SQ_3 ((uint32_t)0x08000000)
5847
5848 #define RCC_PLLI2SCFGR_PLLI2SR ((uint32_t)0x70000000)
5849 #define RCC_PLLI2SCFGR_PLLI2SR_0 ((uint32_t)0x10000000)
5850 #define RCC_PLLI2SCFGR_PLLI2SR_1 ((uint32_t)0x20000000)
5851 #define RCC_PLLI2SCFGR_PLLI2SR_2 ((uint32_t)0x40000000)
5852
5853
5854 /******************** Bit definition for RCC_PLLSAICFGR register ************/
5855 #define RCC_PLLSAICFGR_PLLSAIN ((uint32_t)0x00007FC0)
5856 #define RCC_PLLSAICFGR_PLLSAIN_0 ((uint32_t)0x00000040)
5857 #define RCC_PLLSAICFGR_PLLSAIN_1 ((uint32_t)0x00000080)
5858 #define RCC_PLLSAICFGR_PLLSAIN_2 ((uint32_t)0x00000100)
5859 #define RCC_PLLSAICFGR_PLLSAIN_3 ((uint32_t)0x00000200)
5860 #define RCC_PLLSAICFGR_PLLSAIN_4 ((uint32_t)0x00000400)
5861 #define RCC_PLLSAICFGR_PLLSAIN_5 ((uint32_t)0x00000800)
5862 #define RCC_PLLSAICFGR_PLLSAIN_6 ((uint32_t)0x00001000)
5863 #define RCC_PLLSAICFGR_PLLSAIN_7 ((uint32_t)0x00002000)
5864 #define RCC_PLLSAICFGR_PLLSAIN_8 ((uint32_t)0x00004000)
5865
5866 #define RCC_PLLSAICFGR_PLLSAIQ ((uint32_t)0x0F000000)
5867 #define RCC_PLLSAICFGR_PLLSAIQ_0 ((uint32_t)0x01000000)
5868 #define RCC_PLLSAICFGR_PLLSAIQ_1 ((uint32_t)0x02000000)
5869 #define RCC_PLLSAICFGR_PLLSAIQ_2 ((uint32_t)0x04000000)
5870 #define RCC_PLLSAICFGR_PLLSAIQ_3 ((uint32_t)0x08000000)
5871
5872 #define RCC_PLLSAICFGR_PLLSAIR ((uint32_t)0x70000000)
5873 #define RCC_PLLSAICFGR_PLLSAIR_0 ((uint32_t)0x10000000)
5874 #define RCC_PLLSAICFGR_PLLSAIR_1 ((uint32_t)0x20000000)
5875 #define RCC_PLLSAICFGR_PLLSAIR_2 ((uint32_t)0x40000000)
5876
5877 /******************** Bit definition for RCC_DCKCFGR register ***************/
5878 #define RCC_DCKCFGR_PLLI2SDIVQ ((uint32_t)0x0000001F)
5879 #define RCC_DCKCFGR_PLLSAIDIVQ ((uint32_t)0x00001F00)
5880 #define RCC_DCKCFGR_PLLSAIDIVR ((uint32_t)0x00030000)
5881 #define RCC_DCKCFGR_SAI1ASRC ((uint32_t)0x00300000)
5882 #define RCC_DCKCFGR_SAI1BSRC ((uint32_t)0x00C00000)
5883 #define RCC_DCKCFGR_TIMPRE ((uint32_t)0x01000000)
5884
5885
5886 /******************************************************************************/
5887 /* */
5888 /* RNG */
5889 /* */
5890 /******************************************************************************/
5891 /******************** Bits definition for RNG_CR register *******************/
5892 #define RNG_CR_RNGEN ((uint32_t)0x00000004)
5893 #define RNG_CR_IE ((uint32_t)0x00000008)
5894
5895 /******************** Bits definition for RNG_SR register *******************/
5896 #define RNG_SR_DRDY ((uint32_t)0x00000001)
5897 #define RNG_SR_CECS ((uint32_t)0x00000002)
5898 #define RNG_SR_SECS ((uint32_t)0x00000004)
5899 #define RNG_SR_CEIS ((uint32_t)0x00000020)
5900 #define RNG_SR_SEIS ((uint32_t)0x00000040)
5901
5902 /******************************************************************************/
5903 /* */
5904 /* Real-Time Clock (RTC) */
5905 /* */
5906 /******************************************************************************/
5907 /******************** Bits definition for RTC_TR register *******************/
5908 #define RTC_TR_PM ((uint32_t)0x00400000)
5909 #define RTC_TR_HT ((uint32_t)0x00300000)
5910 #define RTC_TR_HT_0 ((uint32_t)0x00100000)
5911 #define RTC_TR_HT_1 ((uint32_t)0x00200000)
5912 #define RTC_TR_HU ((uint32_t)0x000F0000)
5913 #define RTC_TR_HU_0 ((uint32_t)0x00010000)
5914 #define RTC_TR_HU_1 ((uint32_t)0x00020000)
5915 #define RTC_TR_HU_2 ((uint32_t)0x00040000)
5916 #define RTC_TR_HU_3 ((uint32_t)0x00080000)
5917 #define RTC_TR_MNT ((uint32_t)0x00007000)
5918 #define RTC_TR_MNT_0 ((uint32_t)0x00001000)
5919 #define RTC_TR_MNT_1 ((uint32_t)0x00002000)
5920 #define RTC_TR_MNT_2 ((uint32_t)0x00004000)
5921 #define RTC_TR_MNU ((uint32_t)0x00000F00)
5922 #define RTC_TR_MNU_0 ((uint32_t)0x00000100)
5923 #define RTC_TR_MNU_1 ((uint32_t)0x00000200)
5924 #define RTC_TR_MNU_2 ((uint32_t)0x00000400)
5925 #define RTC_TR_MNU_3 ((uint32_t)0x00000800)
5926 #define RTC_TR_ST ((uint32_t)0x00000070)
5927 #define RTC_TR_ST_0 ((uint32_t)0x00000010)
5928 #define RTC_TR_ST_1 ((uint32_t)0x00000020)
5929 #define RTC_TR_ST_2 ((uint32_t)0x00000040)
5930 #define RTC_TR_SU ((uint32_t)0x0000000F)
5931 #define RTC_TR_SU_0 ((uint32_t)0x00000001)
5932 #define RTC_TR_SU_1 ((uint32_t)0x00000002)
5933 #define RTC_TR_SU_2 ((uint32_t)0x00000004)
5934 #define RTC_TR_SU_3 ((uint32_t)0x00000008)
5935
5936 /******************** Bits definition for RTC_DR register *******************/
5937 #define RTC_DR_YT ((uint32_t)0x00F00000)
5938 #define RTC_DR_YT_0 ((uint32_t)0x00100000)
5939 #define RTC_DR_YT_1 ((uint32_t)0x00200000)
5940 #define RTC_DR_YT_2 ((uint32_t)0x00400000)
5941 #define RTC_DR_YT_3 ((uint32_t)0x00800000)
5942 #define RTC_DR_YU ((uint32_t)0x000F0000)
5943 #define RTC_DR_YU_0 ((uint32_t)0x00010000)
5944 #define RTC_DR_YU_1 ((uint32_t)0x00020000)
5945 #define RTC_DR_YU_2 ((uint32_t)0x00040000)
5946 #define RTC_DR_YU_3 ((uint32_t)0x00080000)
5947 #define RTC_DR_WDU ((uint32_t)0x0000E000)
5948 #define RTC_DR_WDU_0 ((uint32_t)0x00002000)
5949 #define RTC_DR_WDU_1 ((uint32_t)0x00004000)
5950 #define RTC_DR_WDU_2 ((uint32_t)0x00008000)
5951 #define RTC_DR_MT ((uint32_t)0x00001000)
5952 #define RTC_DR_MU ((uint32_t)0x00000F00)
5953 #define RTC_DR_MU_0 ((uint32_t)0x00000100)
5954 #define RTC_DR_MU_1 ((uint32_t)0x00000200)
5955 #define RTC_DR_MU_2 ((uint32_t)0x00000400)
5956 #define RTC_DR_MU_3 ((uint32_t)0x00000800)
5957 #define RTC_DR_DT ((uint32_t)0x00000030)
5958 #define RTC_DR_DT_0 ((uint32_t)0x00000010)
5959 #define RTC_DR_DT_1 ((uint32_t)0x00000020)
5960 #define RTC_DR_DU ((uint32_t)0x0000000F)
5961 #define RTC_DR_DU_0 ((uint32_t)0x00000001)
5962 #define RTC_DR_DU_1 ((uint32_t)0x00000002)
5963 #define RTC_DR_DU_2 ((uint32_t)0x00000004)
5964 #define RTC_DR_DU_3 ((uint32_t)0x00000008)
5965
5966 /******************** Bits definition for RTC_CR register *******************/
5967 #define RTC_CR_COE ((uint32_t)0x00800000)
5968 #define RTC_CR_OSEL ((uint32_t)0x00600000)
5969 #define RTC_CR_OSEL_0 ((uint32_t)0x00200000)
5970 #define RTC_CR_OSEL_1 ((uint32_t)0x00400000)
5971 #define RTC_CR_POL ((uint32_t)0x00100000)
5972 #define RTC_CR_COSEL ((uint32_t)0x00080000)
5973 #define RTC_CR_BCK ((uint32_t)0x00040000)
5974 #define RTC_CR_SUB1H ((uint32_t)0x00020000)
5975 #define RTC_CR_ADD1H ((uint32_t)0x00010000)
5976 #define RTC_CR_TSIE ((uint32_t)0x00008000)
5977 #define RTC_CR_WUTIE ((uint32_t)0x00004000)
5978 #define RTC_CR_ALRBIE ((uint32_t)0x00002000)
5979 #define RTC_CR_ALRAIE ((uint32_t)0x00001000)
5980 #define RTC_CR_TSE ((uint32_t)0x00000800)
5981 #define RTC_CR_WUTE ((uint32_t)0x00000400)
5982 #define RTC_CR_ALRBE ((uint32_t)0x00000200)
5983 #define RTC_CR_ALRAE ((uint32_t)0x00000100)
5984 #define RTC_CR_DCE ((uint32_t)0x00000080)
5985 #define RTC_CR_FMT ((uint32_t)0x00000040)
5986 #define RTC_CR_BYPSHAD ((uint32_t)0x00000020)
5987 #define RTC_CR_REFCKON ((uint32_t)0x00000010)
5988 #define RTC_CR_TSEDGE ((uint32_t)0x00000008)
5989 #define RTC_CR_WUCKSEL ((uint32_t)0x00000007)
5990 #define RTC_CR_WUCKSEL_0 ((uint32_t)0x00000001)
5991 #define RTC_CR_WUCKSEL_1 ((uint32_t)0x00000002)
5992 #define RTC_CR_WUCKSEL_2 ((uint32_t)0x00000004)
5993
5994 /******************** Bits definition for RTC_ISR register ******************/
5995 #define RTC_ISR_RECALPF ((uint32_t)0x00010000)
5996 #define RTC_ISR_TAMP1F ((uint32_t)0x00002000)
5997 #define RTC_ISR_TAMP2F ((uint32_t)0x00004000)
5998 #define RTC_ISR_TSOVF ((uint32_t)0x00001000)
5999 #define RTC_ISR_TSF ((uint32_t)0x00000800)
6000 #define RTC_ISR_WUTF ((uint32_t)0x00000400)
6001 #define RTC_ISR_ALRBF ((uint32_t)0x00000200)
6002 #define RTC_ISR_ALRAF ((uint32_t)0x00000100)
6003 #define RTC_ISR_INIT ((uint32_t)0x00000080)
6004 #define RTC_ISR_INITF ((uint32_t)0x00000040)
6005 #define RTC_ISR_RSF ((uint32_t)0x00000020)
6006 #define RTC_ISR_INITS ((uint32_t)0x00000010)
6007 #define RTC_ISR_SHPF ((uint32_t)0x00000008)
6008 #define RTC_ISR_WUTWF ((uint32_t)0x00000004)
6009 #define RTC_ISR_ALRBWF ((uint32_t)0x00000002)
6010 #define RTC_ISR_ALRAWF ((uint32_t)0x00000001)
6011
6012 /******************** Bits definition for RTC_PRER register *****************/
6013 #define RTC_PRER_PREDIV_A ((uint32_t)0x007F0000)
6014 #define RTC_PRER_PREDIV_S ((uint32_t)0x00001FFF)
6015
6016 /******************** Bits definition for RTC_WUTR register *****************/
6017 #define RTC_WUTR_WUT ((uint32_t)0x0000FFFF)
6018
6019 /******************** Bits definition for RTC_CALIBR register ***************/
6020 #define RTC_CALIBR_DCS ((uint32_t)0x00000080)
6021 #define RTC_CALIBR_DC ((uint32_t)0x0000001F)
6022
6023 /******************** Bits definition for RTC_ALRMAR register ***************/
6024 #define RTC_ALRMAR_MSK4 ((uint32_t)0x80000000)
6025 #define RTC_ALRMAR_WDSEL ((uint32_t)0x40000000)
6026 #define RTC_ALRMAR_DT ((uint32_t)0x30000000)
6027 #define RTC_ALRMAR_DT_0 ((uint32_t)0x10000000)
6028 #define RTC_ALRMAR_DT_1 ((uint32_t)0x20000000)
6029 #define RTC_ALRMAR_DU ((uint32_t)0x0F000000)
6030 #define RTC_ALRMAR_DU_0 ((uint32_t)0x01000000)
6031 #define RTC_ALRMAR_DU_1 ((uint32_t)0x02000000)
6032 #define RTC_ALRMAR_DU_2 ((uint32_t)0x04000000)
6033 #define RTC_ALRMAR_DU_3 ((uint32_t)0x08000000)
6034 #define RTC_ALRMAR_MSK3 ((uint32_t)0x00800000)
6035 #define RTC_ALRMAR_PM ((uint32_t)0x00400000)
6036 #define RTC_ALRMAR_HT ((uint32_t)0x00300000)
6037 #define RTC_ALRMAR_HT_0 ((uint32_t)0x00100000)
6038 #define RTC_ALRMAR_HT_1 ((uint32_t)0x00200000)
6039 #define RTC_ALRMAR_HU ((uint32_t)0x000F0000)
6040 #define RTC_ALRMAR_HU_0 ((uint32_t)0x00010000)
6041 #define RTC_ALRMAR_HU_1 ((uint32_t)0x00020000)
6042 #define RTC_ALRMAR_HU_2 ((uint32_t)0x00040000)
6043 #define RTC_ALRMAR_HU_3 ((uint32_t)0x00080000)
6044 #define RTC_ALRMAR_MSK2 ((uint32_t)0x00008000)
6045 #define RTC_ALRMAR_MNT ((uint32_t)0x00007000)
6046 #define RTC_ALRMAR_MNT_0 ((uint32_t)0x00001000)
6047 #define RTC_ALRMAR_MNT_1 ((uint32_t)0x00002000)
6048 #define RTC_ALRMAR_MNT_2 ((uint32_t)0x00004000)
6049 #define RTC_ALRMAR_MNU ((uint32_t)0x00000F00)
6050 #define RTC_ALRMAR_MNU_0 ((uint32_t)0x00000100)
6051 #define RTC_ALRMAR_MNU_1 ((uint32_t)0x00000200)
6052 #define RTC_ALRMAR_MNU_2 ((uint32_t)0x00000400)
6053 #define RTC_ALRMAR_MNU_3 ((uint32_t)0x00000800)
6054 #define RTC_ALRMAR_MSK1 ((uint32_t)0x00000080)
6055 #define RTC_ALRMAR_ST ((uint32_t)0x00000070)
6056 #define RTC_ALRMAR_ST_0 ((uint32_t)0x00000010)
6057 #define RTC_ALRMAR_ST_1 ((uint32_t)0x00000020)
6058 #define RTC_ALRMAR_ST_2 ((uint32_t)0x00000040)
6059 #define RTC_ALRMAR_SU ((uint32_t)0x0000000F)
6060 #define RTC_ALRMAR_SU_0 ((uint32_t)0x00000001)
6061 #define RTC_ALRMAR_SU_1 ((uint32_t)0x00000002)
6062 #define RTC_ALRMAR_SU_2 ((uint32_t)0x00000004)
6063 #define RTC_ALRMAR_SU_3 ((uint32_t)0x00000008)
6064
6065 /******************** Bits definition for RTC_ALRMBR register ***************/
6066 #define RTC_ALRMBR_MSK4 ((uint32_t)0x80000000)
6067 #define RTC_ALRMBR_WDSEL ((uint32_t)0x40000000)
6068 #define RTC_ALRMBR_DT ((uint32_t)0x30000000)
6069 #define RTC_ALRMBR_DT_0 ((uint32_t)0x10000000)
6070 #define RTC_ALRMBR_DT_1 ((uint32_t)0x20000000)
6071 #define RTC_ALRMBR_DU ((uint32_t)0x0F000000)
6072 #define RTC_ALRMBR_DU_0 ((uint32_t)0x01000000)
6073 #define RTC_ALRMBR_DU_1 ((uint32_t)0x02000000)
6074 #define RTC_ALRMBR_DU_2 ((uint32_t)0x04000000)
6075 #define RTC_ALRMBR_DU_3 ((uint32_t)0x08000000)
6076 #define RTC_ALRMBR_MSK3 ((uint32_t)0x00800000)
6077 #define RTC_ALRMBR_PM ((uint32_t)0x00400000)
6078 #define RTC_ALRMBR_HT ((uint32_t)0x00300000)
6079 #define RTC_ALRMBR_HT_0 ((uint32_t)0x00100000)
6080 #define RTC_ALRMBR_HT_1 ((uint32_t)0x00200000)
6081 #define RTC_ALRMBR_HU ((uint32_t)0x000F0000)
6082 #define RTC_ALRMBR_HU_0 ((uint32_t)0x00010000)
6083 #define RTC_ALRMBR_HU_1 ((uint32_t)0x00020000)
6084 #define RTC_ALRMBR_HU_2 ((uint32_t)0x00040000)
6085 #define RTC_ALRMBR_HU_3 ((uint32_t)0x00080000)
6086 #define RTC_ALRMBR_MSK2 ((uint32_t)0x00008000)
6087 #define RTC_ALRMBR_MNT ((uint32_t)0x00007000)
6088 #define RTC_ALRMBR_MNT_0 ((uint32_t)0x00001000)
6089 #define RTC_ALRMBR_MNT_1 ((uint32_t)0x00002000)
6090 #define RTC_ALRMBR_MNT_2 ((uint32_t)0x00004000)
6091 #define RTC_ALRMBR_MNU ((uint32_t)0x00000F00)
6092 #define RTC_ALRMBR_MNU_0 ((uint32_t)0x00000100)
6093 #define RTC_ALRMBR_MNU_1 ((uint32_t)0x00000200)
6094 #define RTC_ALRMBR_MNU_2 ((uint32_t)0x00000400)
6095 #define RTC_ALRMBR_MNU_3 ((uint32_t)0x00000800)
6096 #define RTC_ALRMBR_MSK1 ((uint32_t)0x00000080)
6097 #define RTC_ALRMBR_ST ((uint32_t)0x00000070)
6098 #define RTC_ALRMBR_ST_0 ((uint32_t)0x00000010)
6099 #define RTC_ALRMBR_ST_1 ((uint32_t)0x00000020)
6100 #define RTC_ALRMBR_ST_2 ((uint32_t)0x00000040)
6101 #define RTC_ALRMBR_SU ((uint32_t)0x0000000F)
6102 #define RTC_ALRMBR_SU_0 ((uint32_t)0x00000001)
6103 #define RTC_ALRMBR_SU_1 ((uint32_t)0x00000002)
6104 #define RTC_ALRMBR_SU_2 ((uint32_t)0x00000004)
6105 #define RTC_ALRMBR_SU_3 ((uint32_t)0x00000008)
6106
6107 /******************** Bits definition for RTC_WPR register ******************/
6108 #define RTC_WPR_KEY ((uint32_t)0x000000FF)
6109
6110 /******************** Bits definition for RTC_SSR register ******************/
6111 #define RTC_SSR_SS ((uint32_t)0x0000FFFF)
6112
6113 /******************** Bits definition for RTC_SHIFTR register ***************/
6114 #define RTC_SHIFTR_SUBFS ((uint32_t)0x00007FFF)
6115 #define RTC_SHIFTR_ADD1S ((uint32_t)0x80000000)
6116
6117 /******************** Bits definition for RTC_TSTR register *****************/
6118 #define RTC_TSTR_PM ((uint32_t)0x00400000)
6119 #define RTC_TSTR_HT ((uint32_t)0x00300000)
6120 #define RTC_TSTR_HT_0 ((uint32_t)0x00100000)
6121 #define RTC_TSTR_HT_1 ((uint32_t)0x00200000)
6122 #define RTC_TSTR_HU ((uint32_t)0x000F0000)
6123 #define RTC_TSTR_HU_0 ((uint32_t)0x00010000)
6124 #define RTC_TSTR_HU_1 ((uint32_t)0x00020000)
6125 #define RTC_TSTR_HU_2 ((uint32_t)0x00040000)
6126 #define RTC_TSTR_HU_3 ((uint32_t)0x00080000)
6127 #define RTC_TSTR_MNT ((uint32_t)0x00007000)
6128 #define RTC_TSTR_MNT_0 ((uint32_t)0x00001000)
6129 #define RTC_TSTR_MNT_1 ((uint32_t)0x00002000)
6130 #define RTC_TSTR_MNT_2 ((uint32_t)0x00004000)
6131 #define RTC_TSTR_MNU ((uint32_t)0x00000F00)
6132 #define RTC_TSTR_MNU_0 ((uint32_t)0x00000100)
6133 #define RTC_TSTR_MNU_1 ((uint32_t)0x00000200)
6134 #define RTC_TSTR_MNU_2 ((uint32_t)0x00000400)
6135 #define RTC_TSTR_MNU_3 ((uint32_t)0x00000800)
6136 #define RTC_TSTR_ST ((uint32_t)0x00000070)
6137 #define RTC_TSTR_ST_0 ((uint32_t)0x00000010)
6138 #define RTC_TSTR_ST_1 ((uint32_t)0x00000020)
6139 #define RTC_TSTR_ST_2 ((uint32_t)0x00000040)
6140 #define RTC_TSTR_SU ((uint32_t)0x0000000F)
6141 #define RTC_TSTR_SU_0 ((uint32_t)0x00000001)
6142 #define RTC_TSTR_SU_1 ((uint32_t)0x00000002)
6143 #define RTC_TSTR_SU_2 ((uint32_t)0x00000004)
6144 #define RTC_TSTR_SU_3 ((uint32_t)0x00000008)
6145
6146 /******************** Bits definition for RTC_TSDR register *****************/
6147 #define RTC_TSDR_WDU ((uint32_t)0x0000E000)
6148 #define RTC_TSDR_WDU_0 ((uint32_t)0x00002000)
6149 #define RTC_TSDR_WDU_1 ((uint32_t)0x00004000)
6150 #define RTC_TSDR_WDU_2 ((uint32_t)0x00008000)
6151 #define RTC_TSDR_MT ((uint32_t)0x00001000)
6152 #define RTC_TSDR_MU ((uint32_t)0x00000F00)
6153 #define RTC_TSDR_MU_0 ((uint32_t)0x00000100)
6154 #define RTC_TSDR_MU_1 ((uint32_t)0x00000200)
6155 #define RTC_TSDR_MU_2 ((uint32_t)0x00000400)
6156 #define RTC_TSDR_MU_3 ((uint32_t)0x00000800)
6157 #define RTC_TSDR_DT ((uint32_t)0x00000030)
6158 #define RTC_TSDR_DT_0 ((uint32_t)0x00000010)
6159 #define RTC_TSDR_DT_1 ((uint32_t)0x00000020)
6160 #define RTC_TSDR_DU ((uint32_t)0x0000000F)
6161 #define RTC_TSDR_DU_0 ((uint32_t)0x00000001)
6162 #define RTC_TSDR_DU_1 ((uint32_t)0x00000002)
6163 #define RTC_TSDR_DU_2 ((uint32_t)0x00000004)
6164 #define RTC_TSDR_DU_3 ((uint32_t)0x00000008)
6165
6166 /******************** Bits definition for RTC_TSSSR register ****************/
6167 #define RTC_TSSSR_SS ((uint32_t)0x0000FFFF)
6168
6169 /******************** Bits definition for RTC_CAL register *****************/
6170 #define RTC_CALR_CALP ((uint32_t)0x00008000)
6171 #define RTC_CALR_CALW8 ((uint32_t)0x00004000)
6172 #define RTC_CALR_CALW16 ((uint32_t)0x00002000)
6173 #define RTC_CALR_CALM ((uint32_t)0x000001FF)
6174 #define RTC_CALR_CALM_0 ((uint32_t)0x00000001)
6175 #define RTC_CALR_CALM_1 ((uint32_t)0x00000002)
6176 #define RTC_CALR_CALM_2 ((uint32_t)0x00000004)
6177 #define RTC_CALR_CALM_3 ((uint32_t)0x00000008)
6178 #define RTC_CALR_CALM_4 ((uint32_t)0x00000010)
6179 #define RTC_CALR_CALM_5 ((uint32_t)0x00000020)
6180 #define RTC_CALR_CALM_6 ((uint32_t)0x00000040)
6181 #define RTC_CALR_CALM_7 ((uint32_t)0x00000080)
6182 #define RTC_CALR_CALM_8 ((uint32_t)0x00000100)
6183
6184 /******************** Bits definition for RTC_TAFCR register ****************/
6185 #define RTC_TAFCR_ALARMOUTTYPE ((uint32_t)0x00040000)
6186 #define RTC_TAFCR_TSINSEL ((uint32_t)0x00020000)
6187 #define RTC_TAFCR_TAMPINSEL ((uint32_t)0x00010000)
6188 #define RTC_TAFCR_TAMPPUDIS ((uint32_t)0x00008000)
6189 #define RTC_TAFCR_TAMPPRCH ((uint32_t)0x00006000)
6190 #define RTC_TAFCR_TAMPPRCH_0 ((uint32_t)0x00002000)
6191 #define RTC_TAFCR_TAMPPRCH_1 ((uint32_t)0x00004000)
6192 #define RTC_TAFCR_TAMPFLT ((uint32_t)0x00001800)
6193 #define RTC_TAFCR_TAMPFLT_0 ((uint32_t)0x00000800)
6194 #define RTC_TAFCR_TAMPFLT_1 ((uint32_t)0x00001000)
6195 #define RTC_TAFCR_TAMPFREQ ((uint32_t)0x00000700)
6196 #define RTC_TAFCR_TAMPFREQ_0 ((uint32_t)0x00000100)
6197 #define RTC_TAFCR_TAMPFREQ_1 ((uint32_t)0x00000200)
6198 #define RTC_TAFCR_TAMPFREQ_2 ((uint32_t)0x00000400)
6199 #define RTC_TAFCR_TAMPTS ((uint32_t)0x00000080)
6200 #define RTC_TAFCR_TAMP2TRG ((uint32_t)0x00000010)
6201 #define RTC_TAFCR_TAMP2E ((uint32_t)0x00000008)
6202 #define RTC_TAFCR_TAMPIE ((uint32_t)0x00000004)
6203 #define RTC_TAFCR_TAMP1TRG ((uint32_t)0x00000002)
6204 #define RTC_TAFCR_TAMP1E ((uint32_t)0x00000001)
6205
6206 /******************** Bits definition for RTC_ALRMASSR register *************/
6207 #define RTC_ALRMASSR_MASKSS ((uint32_t)0x0F000000)
6208 #define RTC_ALRMASSR_MASKSS_0 ((uint32_t)0x01000000)
6209 #define RTC_ALRMASSR_MASKSS_1 ((uint32_t)0x02000000)
6210 #define RTC_ALRMASSR_MASKSS_2 ((uint32_t)0x04000000)
6211 #define RTC_ALRMASSR_MASKSS_3 ((uint32_t)0x08000000)
6212 #define RTC_ALRMASSR_SS ((uint32_t)0x00007FFF)
6213
6214 /******************** Bits definition for RTC_ALRMBSSR register *************/
6215 #define RTC_ALRMBSSR_MASKSS ((uint32_t)0x0F000000)
6216 #define RTC_ALRMBSSR_MASKSS_0 ((uint32_t)0x01000000)
6217 #define RTC_ALRMBSSR_MASKSS_1 ((uint32_t)0x02000000)
6218 #define RTC_ALRMBSSR_MASKSS_2 ((uint32_t)0x04000000)
6219 #define RTC_ALRMBSSR_MASKSS_3 ((uint32_t)0x08000000)
6220 #define RTC_ALRMBSSR_SS ((uint32_t)0x00007FFF)
6221
6222 /******************** Bits definition for RTC_BKP0R register ****************/
6223 #define RTC_BKP0R ((uint32_t)0xFFFFFFFF)
6224
6225 /******************** Bits definition for RTC_BKP1R register ****************/
6226 #define RTC_BKP1R ((uint32_t)0xFFFFFFFF)
6227
6228 /******************** Bits definition for RTC_BKP2R register ****************/
6229 #define RTC_BKP2R ((uint32_t)0xFFFFFFFF)
6230
6231 /******************** Bits definition for RTC_BKP3R register ****************/
6232 #define RTC_BKP3R ((uint32_t)0xFFFFFFFF)
6233
6234 /******************** Bits definition for RTC_BKP4R register ****************/
6235 #define RTC_BKP4R ((uint32_t)0xFFFFFFFF)
6236
6237 /******************** Bits definition for RTC_BKP5R register ****************/
6238 #define RTC_BKP5R ((uint32_t)0xFFFFFFFF)
6239
6240 /******************** Bits definition for RTC_BKP6R register ****************/
6241 #define RTC_BKP6R ((uint32_t)0xFFFFFFFF)
6242
6243 /******************** Bits definition for RTC_BKP7R register ****************/
6244 #define RTC_BKP7R ((uint32_t)0xFFFFFFFF)
6245
6246 /******************** Bits definition for RTC_BKP8R register ****************/
6247 #define RTC_BKP8R ((uint32_t)0xFFFFFFFF)
6248
6249 /******************** Bits definition for RTC_BKP9R register ****************/
6250 #define RTC_BKP9R ((uint32_t)0xFFFFFFFF)
6251
6252 /******************** Bits definition for RTC_BKP10R register ***************/
6253 #define RTC_BKP10R ((uint32_t)0xFFFFFFFF)
6254
6255 /******************** Bits definition for RTC_BKP11R register ***************/
6256 #define RTC_BKP11R ((uint32_t)0xFFFFFFFF)
6257
6258 /******************** Bits definition for RTC_BKP12R register ***************/
6259 #define RTC_BKP12R ((uint32_t)0xFFFFFFFF)
6260
6261 /******************** Bits definition for RTC_BKP13R register ***************/
6262 #define RTC_BKP13R ((uint32_t)0xFFFFFFFF)
6263
6264 /******************** Bits definition for RTC_BKP14R register ***************/
6265 #define RTC_BKP14R ((uint32_t)0xFFFFFFFF)
6266
6267 /******************** Bits definition for RTC_BKP15R register ***************/
6268 #define RTC_BKP15R ((uint32_t)0xFFFFFFFF)
6269
6270 /******************** Bits definition for RTC_BKP16R register ***************/
6271 #define RTC_BKP16R ((uint32_t)0xFFFFFFFF)
6272
6273 /******************** Bits definition for RTC_BKP17R register ***************/
6274 #define RTC_BKP17R ((uint32_t)0xFFFFFFFF)
6275
6276 /******************** Bits definition for RTC_BKP18R register ***************/
6277 #define RTC_BKP18R ((uint32_t)0xFFFFFFFF)
6278
6279 /******************** Bits definition for RTC_BKP19R register ***************/
6280 #define RTC_BKP19R ((uint32_t)0xFFFFFFFF)
6281
6282 /******************************************************************************/
6283 /* */
6284 /* Serial Audio Interface */
6285 /* */
6286 /******************************************************************************/
6287 /******************** Bit definition for SAI_GCR register *******************/
6288 #define SAI_GCR_SYNCIN ((uint32_t)0x00000003) /*!<SYNCIN[1:0] bits (Synchronization Inputs) */
6289 #define SAI_GCR_SYNCIN_0 ((uint32_t)0x00000001) /*!<Bit 0 */
6290 #define SAI_GCR_SYNCIN_1 ((uint32_t)0x00000002) /*!<Bit 1 */
6291
6292 #define SAI_GCR_SYNCOUT ((uint32_t)0x00000030) /*!<SYNCOUT[1:0] bits (Synchronization Outputs) */
6293 #define SAI_GCR_SYNCOUT_0 ((uint32_t)0x00000010) /*!<Bit 0 */
6294 #define SAI_GCR_SYNCOUT_1 ((uint32_t)0x00000020) /*!<Bit 1 */
6295
6296 /******************* Bit definition for SAI_xCR1 register *******************/
6297 #define SAI_xCR1_MODE ((uint32_t)0x00000003) /*!<MODE[1:0] bits (Audio Block Mode) */
6298 #define SAI_xCR1_MODE_0 ((uint32_t)0x00000001) /*!<Bit 0 */
6299 #define SAI_xCR1_MODE_1 ((uint32_t)0x00000002) /*!<Bit 1 */
6300
6301 #define SAI_xCR1_PRTCFG ((uint32_t)0x0000000C) /*!<PRTCFG[1:0] bits (Protocol Configuration) */
6302 #define SAI_xCR1_PRTCFG_0 ((uint32_t)0x00000004) /*!<Bit 0 */
6303 #define SAI_xCR1_PRTCFG_1 ((uint32_t)0x00000008) /*!<Bit 1 */
6304
6305 #define SAI_xCR1_DS ((uint32_t)0x000000E0) /*!<DS[1:0] bits (Data Size) */
6306 #define SAI_xCR1_DS_0 ((uint32_t)0x00000020) /*!<Bit 0 */
6307 #define SAI_xCR1_DS_1 ((uint32_t)0x00000040) /*!<Bit 1 */
6308 #define SAI_xCR1_DS_2 ((uint32_t)0x00000080) /*!<Bit 2 */
6309
6310 #define SAI_xCR1_LSBFIRST ((uint32_t)0x00000100) /*!<LSB First Configuration */
6311 #define SAI_xCR1_CKSTR ((uint32_t)0x00000200) /*!<ClocK STRobing edge */
6312
6313 #define SAI_xCR1_SYNCEN ((uint32_t)0x00000C00) /*!<SYNCEN[1:0](SYNChronization ENable) */
6314 #define SAI_xCR1_SYNCEN_0 ((uint32_t)0x00000400) /*!<Bit 0 */
6315 #define SAI_xCR1_SYNCEN_1 ((uint32_t)0x00000800) /*!<Bit 1 */
6316
6317 #define SAI_xCR1_MONO ((uint32_t)0x00001000) /*!<Mono mode */
6318 #define SAI_xCR1_OUTDRIV ((uint32_t)0x00002000) /*!<Output Drive */
6319 #define SAI_xCR1_SAIEN ((uint32_t)0x00010000) /*!<Audio Block enable */
6320 #define SAI_xCR1_DMAEN ((uint32_t)0x00020000) /*!<DMA enable */
6321 #define SAI_xCR1_NODIV ((uint32_t)0x00080000) /*!<No Divider Configuration */
6322
6323 #define SAI_xCR1_MCKDIV ((uint32_t)0x00780000) /*!<MCKDIV[3:0] (Master ClocK Divider) */
6324 #define SAI_xCR1_MCKDIV_0 ((uint32_t)0x00080000) /*!<Bit 0 */
6325 #define SAI_xCR1_MCKDIV_1 ((uint32_t)0x00100000) /*!<Bit 1 */
6326 #define SAI_xCR1_MCKDIV_2 ((uint32_t)0x00200000) /*!<Bit 2 */
6327 #define SAI_xCR1_MCKDIV_3 ((uint32_t)0x00400000) /*!<Bit 3 */
6328
6329 /******************* Bit definition for SAI_xCR2 register *******************/
6330 #define SAI_xCR2_FTH ((uint32_t)0x00000003) /*!<FTH[1:0](Fifo THreshold) */
6331 #define SAI_xCR2_FTH_0 ((uint32_t)0x00000001) /*!<Bit 0 */
6332 #define SAI_xCR2_FTH_1 ((uint32_t)0x00000002) /*!<Bit 1 */
6333
6334 #define SAI_xCR2_FFLUSH ((uint32_t)0x00000008) /*!<Fifo FLUSH */
6335 #define SAI_xCR2_TRIS ((uint32_t)0x00000010) /*!<TRIState Management on data line */
6336 #define SAI_xCR2_MUTE ((uint32_t)0x00000020) /*!<Mute mode */
6337 #define SAI_xCR2_MUTEVAL ((uint32_t)0x00000040) /*!<Muate value */
6338
6339 #define SAI_xCR2_MUTECNT ((uint32_t)0x00001F80) /*!<MUTECNT[5:0] (MUTE counter) */
6340 #define SAI_xCR2_MUTECNT_0 ((uint32_t)0x00000080) /*!<Bit 0 */
6341 #define SAI_xCR2_MUTECNT_1 ((uint32_t)0x00000100) /*!<Bit 1 */
6342 #define SAI_xCR2_MUTECNT_2 ((uint32_t)0x00000200) /*!<Bit 2 */
6343 #define SAI_xCR2_MUTECNT_3 ((uint32_t)0x00000400) /*!<Bit 3 */
6344 #define SAI_xCR2_MUTECNT_4 ((uint32_t)0x00000800) /*!<Bit 4 */
6345 #define SAI_xCR2_MUTECNT_5 ((uint32_t)0x00001000) /*!<Bit 5 */
6346
6347 #define SAI_xCR2_CPL ((uint32_t)0x00080000) /*!< Complement Bit */
6348
6349 #define SAI_xCR2_COMP ((uint32_t)0x0000C000) /*!<COMP[1:0] (Companding mode) */
6350 #define SAI_xCR2_COMP_0 ((uint32_t)0x00004000) /*!<Bit 0 */
6351 #define SAI_xCR2_COMP_1 ((uint32_t)0x00008000) /*!<Bit 1 */
6352
6353 /****************** Bit definition for SAI_xFRCR register *******************/
6354 #define SAI_xFRCR_FRL ((uint32_t)0x000000FF) /*!<FRL[1:0](Frame length) */
6355 #define SAI_xFRCR_FRL_0 ((uint32_t)0x00000001) /*!<Bit 0 */
6356 #define SAI_xFRCR_FRL_1 ((uint32_t)0x00000002) /*!<Bit 1 */
6357 #define SAI_xFRCR_FRL_2 ((uint32_t)0x00000004) /*!<Bit 2 */
6358 #define SAI_xFRCR_FRL_3 ((uint32_t)0x00000008) /*!<Bit 3 */
6359 #define SAI_xFRCR_FRL_4 ((uint32_t)0x00000010) /*!<Bit 4 */
6360 #define SAI_xFRCR_FRL_5 ((uint32_t)0x00000020) /*!<Bit 5 */
6361 #define SAI_xFRCR_FRL_6 ((uint32_t)0x00000040) /*!<Bit 6 */
6362 #define SAI_xFRCR_FRL_7 ((uint32_t)0x00000080) /*!<Bit 7 */
6363
6364 #define SAI_xFRCR_FSALL ((uint32_t)0x00007F00) /*!<FRL[1:0] (Frame synchronization active level length) */
6365 #define SAI_xFRCR_FSALL_0 ((uint32_t)0x00000100) /*!<Bit 0 */
6366 #define SAI_xFRCR_FSALL_1 ((uint32_t)0x00000200) /*!<Bit 1 */
6367 #define SAI_xFRCR_FSALL_2 ((uint32_t)0x00000400) /*!<Bit 2 */
6368 #define SAI_xFRCR_FSALL_3 ((uint32_t)0x00000800) /*!<Bit 3 */
6369 #define SAI_xFRCR_FSALL_4 ((uint32_t)0x00001000) /*!<Bit 4 */
6370 #define SAI_xFRCR_FSALL_5 ((uint32_t)0x00002000) /*!<Bit 5 */
6371 #define SAI_xFRCR_FSALL_6 ((uint32_t)0x00004000) /*!<Bit 6 */
6372
6373 #define SAI_xFRCR_FSDEF ((uint32_t)0x00010000) /*!< Frame Synchronization Definition */
6374 #define SAI_xFRCR_FSPO ((uint32_t)0x00020000) /*!<Frame Synchronization POLarity */
6375 #define SAI_xFRCR_FSOFF ((uint32_t)0x00040000) /*!<Frame Synchronization OFFset */
6376
6377 /****************** Bit definition for SAI_xSLOTR register *******************/
6378 #define SAI_xSLOTR_FBOFF ((uint32_t)0x0000001F) /*!<FRL[4:0](First Bit Offset) */
6379 #define SAI_xSLOTR_FBOFF_0 ((uint32_t)0x00000001) /*!<Bit 0 */
6380 #define SAI_xSLOTR_FBOFF_1 ((uint32_t)0x00000002) /*!<Bit 1 */
6381 #define SAI_xSLOTR_FBOFF_2 ((uint32_t)0x00000004) /*!<Bit 2 */
6382 #define SAI_xSLOTR_FBOFF_3 ((uint32_t)0x00000008) /*!<Bit 3 */
6383 #define SAI_xSLOTR_FBOFF_4 ((uint32_t)0x00000010) /*!<Bit 4 */
6384
6385 #define SAI_xSLOTR_SLOTSZ ((uint32_t)0x000000C0) /*!<SLOTSZ[1:0] (Slot size) */
6386 #define SAI_xSLOTR_SLOTSZ_0 ((uint32_t)0x00000040) /*!<Bit 0 */
6387 #define SAI_xSLOTR_SLOTSZ_1 ((uint32_t)0x00000080) /*!<Bit 1 */
6388
6389 #define SAI_xSLOTR_NBSLOT ((uint32_t)0x00000F00) /*!<NBSLOT[3:0] (Number of Slot in audio Frame) */
6390 #define SAI_xSLOTR_NBSLOT_0 ((uint32_t)0x00000100) /*!<Bit 0 */
6391 #define SAI_xSLOTR_NBSLOT_1 ((uint32_t)0x00000200) /*!<Bit 1 */
6392 #define SAI_xSLOTR_NBSLOT_2 ((uint32_t)0x00000400) /*!<Bit 2 */
6393 #define SAI_xSLOTR_NBSLOT_3 ((uint32_t)0x00000800) /*!<Bit 3 */
6394
6395 #define SAI_xSLOTR_SLOTEN ((uint32_t)0xFFFF0000) /*!<SLOTEN[15:0] (Slot Enable) */
6396
6397 /******************* Bit definition for SAI_xIMR register *******************/
6398 #define SAI_xIMR_OVRUDRIE ((uint32_t)0x00000001) /*!<Overrun underrun interrupt enable */
6399 #define SAI_xIMR_MUTEDETIE ((uint32_t)0x00000002) /*!<Mute detection interrupt enable */
6400 #define SAI_xIMR_WCKCFGIE ((uint32_t)0x00000004) /*!<Wrong Clock Configuration interrupt enable */
6401 #define SAI_xIMR_FREQIE ((uint32_t)0x00000008) /*!<FIFO request interrupt enable */
6402 #define SAI_xIMR_CNRDYIE ((uint32_t)0x00000010) /*!<Codec not ready interrupt enable */
6403 #define SAI_xIMR_AFSDETIE ((uint32_t)0x00000020) /*!<Anticipated frame synchronization detection interrupt enable */
6404 #define SAI_xIMR_LFSDETIE ((uint32_t)0x00000040) /*!<Late frame synchronization detection interrupt enable */
6405
6406 /******************** Bit definition for SAI_xSR register *******************/
6407 #define SAI_xSR_OVRUDR ((uint32_t)0x00000001) /*!<Overrun underrun */
6408 #define SAI_xSR_MUTEDET ((uint32_t)0x00000002) /*!<Mute detection */
6409 #define SAI_xSR_WCKCFG ((uint32_t)0x00000004) /*!<Wrong Clock Configuration */
6410 #define SAI_xSR_FREQ ((uint32_t)0x00000008) /*!<FIFO request */
6411 #define SAI_xSR_CNRDY ((uint32_t)0x00000010) /*!<Codec not ready */
6412 #define SAI_xSR_AFSDET ((uint32_t)0x00000020) /*!<Anticipated frame synchronization detection */
6413 #define SAI_xSR_LFSDET ((uint32_t)0x00000040) /*!<Late frame synchronization detection */
6414
6415 #define SAI_xSR_FLVL ((uint32_t)0x00070000) /*!<FLVL[2:0] (FIFO Level Threshold) */
6416 #define SAI_xSR_FLVL_0 ((uint32_t)0x00010000) /*!<Bit 0 */
6417 #define SAI_xSR_FLVL_1 ((uint32_t)0x00020000) /*!<Bit 1 */
6418 #define SAI_xSR_FLVL_2 ((uint32_t)0x00030000) /*!<Bit 2 */
6419
6420 /****************** Bit definition for SAI_xCLRFR register ******************/
6421 #define SAI_xCLRFR_COVRUDR ((uint32_t)0x00000001) /*!<Clear Overrun underrun */
6422 #define SAI_xCLRFR_CMUTEDET ((uint32_t)0x00000002) /*!<Clear Mute detection */
6423 #define SAI_xCLRFR_CWCKCFG ((uint32_t)0x00000004) /*!<Clear Wrong Clock Configuration */
6424 #define SAI_xCLRFR_CFREQ ((uint32_t)0x00000008) /*!<Clear FIFO request */
6425 #define SAI_xCLRFR_CCNRDY ((uint32_t)0x00000010) /*!<Clear Codec not ready */
6426 #define SAI_xCLRFR_CAFSDET ((uint32_t)0x00000020) /*!<Clear Anticipated frame synchronization detection */
6427 #define SAI_xCLRFR_CLFSDET ((uint32_t)0x00000040) /*!<Clear Late frame synchronization detection */
6428
6429 /****************** Bit definition for SAI_xDR register ******************/
6430 #define SAI_xDR_DATA ((uint32_t)0xFFFFFFFF)
6431
6432
6433 /******************************************************************************/
6434 /* */
6435 /* SD host Interface */
6436 /* */
6437 /******************************************************************************/
6438 /****************** Bit definition for SDIO_POWER register ******************/
6439 #define SDIO_POWER_PWRCTRL ((uint32_t)0x03) /*!<PWRCTRL[1:0] bits (Power supply control bits) */
6440 #define SDIO_POWER_PWRCTRL_0 ((uint32_t)0x01) /*!<Bit 0 */
6441 #define SDIO_POWER_PWRCTRL_1 ((uint32_t)0x02) /*!<Bit 1 */
6442
6443 /****************** Bit definition for SDIO_CLKCR register ******************/
6444 #define SDIO_CLKCR_CLKDIV ((uint32_t)0x00FF) /*!<Clock divide factor */
6445 #define SDIO_CLKCR_CLKEN ((uint32_t)0x0100) /*!<Clock enable bit */
6446 #define SDIO_CLKCR_PWRSAV ((uint32_t)0x0200) /*!<Power saving configuration bit */
6447 #define SDIO_CLKCR_BYPASS ((uint32_t)0x0400) /*!<Clock divider bypass enable bit */
6448
6449 #define SDIO_CLKCR_WIDBUS ((uint32_t)0x1800) /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
6450 #define SDIO_CLKCR_WIDBUS_0 ((uint32_t)0x0800) /*!<Bit 0 */
6451 #define SDIO_CLKCR_WIDBUS_1 ((uint32_t)0x1000) /*!<Bit 1 */
6452
6453 #define SDIO_CLKCR_NEGEDGE ((uint32_t)0x2000) /*!<SDIO_CK dephasing selection bit */
6454 #define SDIO_CLKCR_HWFC_EN ((uint32_t)0x4000) /*!<HW Flow Control enable */
6455
6456 /******************* Bit definition for SDIO_ARG register *******************/
6457 #define SDIO_ARG_CMDARG ((uint32_t)0xFFFFFFFF) /*!<Command argument */
6458
6459 /******************* Bit definition for SDIO_CMD register *******************/
6460 #define SDIO_CMD_CMDINDEX ((uint32_t)0x003F) /*!<Command Index */
6461
6462 #define SDIO_CMD_WAITRESP ((uint32_t)0x00C0) /*!<WAITRESP[1:0] bits (Wait for response bits) */
6463 #define SDIO_CMD_WAITRESP_0 ((uint32_t)0x0040) /*!< Bit 0 */
6464 #define SDIO_CMD_WAITRESP_1 ((uint32_t)0x0080) /*!< Bit 1 */
6465
6466 #define SDIO_CMD_WAITINT ((uint32_t)0x0100) /*!<CPSM Waits for Interrupt Request */
6467 #define SDIO_CMD_WAITPEND ((uint32_t)0x0200) /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
6468 #define SDIO_CMD_CPSMEN ((uint32_t)0x0400) /*!<Command path state machine (CPSM) Enable bit */
6469 #define SDIO_CMD_SDIOSUSPEND ((uint32_t)0x0800) /*!<SD I/O suspend command */
6470 #define SDIO_CMD_ENCMDCOMPL ((uint32_t)0x1000) /*!<Enable CMD completion */
6471 #define SDIO_CMD_NIEN ((uint32_t)0x2000) /*!<Not Interrupt Enable */
6472 #define SDIO_CMD_CEATACMD ((uint32_t)0x4000) /*!<CE-ATA command */
6473
6474 /***************** Bit definition for SDIO_RESPCMD register *****************/
6475 #define SDIO_RESPCMD_RESPCMD ((uint32_t)0x3F) /*!<Response command index */
6476
6477 /****************** Bit definition for SDIO_RESP0 register ******************/
6478 #define SDIO_RESP0_CARDSTATUS0 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
6479
6480 /****************** Bit definition for SDIO_RESP1 register ******************/
6481 #define SDIO_RESP1_CARDSTATUS1 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
6482
6483 /****************** Bit definition for SDIO_RESP2 register ******************/
6484 #define SDIO_RESP2_CARDSTATUS2 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
6485
6486 /****************** Bit definition for SDIO_RESP3 register ******************/
6487 #define SDIO_RESP3_CARDSTATUS3 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
6488
6489 /****************** Bit definition for SDIO_RESP4 register ******************/
6490 #define SDIO_RESP4_CARDSTATUS4 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
6491
6492 /****************** Bit definition for SDIO_DTIMER register *****************/
6493 #define SDIO_DTIMER_DATATIME ((uint32_t)0xFFFFFFFF) /*!<Data timeout period. */
6494
6495 /****************** Bit definition for SDIO_DLEN register *******************/
6496 #define SDIO_DLEN_DATALENGTH ((uint32_t)0x01FFFFFF) /*!<Data length value */
6497
6498 /****************** Bit definition for SDIO_DCTRL register ******************/
6499 #define SDIO_DCTRL_DTEN ((uint32_t)0x0001) /*!<Data transfer enabled bit */
6500 #define SDIO_DCTRL_DTDIR ((uint32_t)0x0002) /*!<Data transfer direction selection */
6501 #define SDIO_DCTRL_DTMODE ((uint32_t)0x0004) /*!<Data transfer mode selection */
6502 #define SDIO_DCTRL_DMAEN ((uint32_t)0x0008) /*!<DMA enabled bit */
6503
6504 #define SDIO_DCTRL_DBLOCKSIZE ((uint32_t)0x00F0) /*!<DBLOCKSIZE[3:0] bits (Data block size) */
6505 #define SDIO_DCTRL_DBLOCKSIZE_0 ((uint32_t)0x0010) /*!<Bit 0 */
6506 #define SDIO_DCTRL_DBLOCKSIZE_1 ((uint32_t)0x0020) /*!<Bit 1 */
6507 #define SDIO_DCTRL_DBLOCKSIZE_2 ((uint32_t)0x0040) /*!<Bit 2 */
6508 #define SDIO_DCTRL_DBLOCKSIZE_3 ((uint32_t)0x0080) /*!<Bit 3 */
6509
6510 #define SDIO_DCTRL_RWSTART ((uint32_t)0x0100) /*!<Read wait start */
6511 #define SDIO_DCTRL_RWSTOP ((uint32_t)0x0200) /*!<Read wait stop */
6512 #define SDIO_DCTRL_RWMOD ((uint32_t)0x0400) /*!<Read wait mode */
6513 #define SDIO_DCTRL_SDIOEN ((uint32_t)0x0800) /*!<SD I/O enable functions */
6514
6515 /****************** Bit definition for SDIO_DCOUNT register *****************/
6516 #define SDIO_DCOUNT_DATACOUNT ((uint32_t)0x01FFFFFF) /*!<Data count value */
6517
6518 /****************** Bit definition for SDIO_STA register ********************/
6519 #define SDIO_STA_CCRCFAIL ((uint32_t)0x00000001) /*!<Command response received (CRC check failed) */
6520 #define SDIO_STA_DCRCFAIL ((uint32_t)0x00000002) /*!<Data block sent/received (CRC check failed) */
6521 #define SDIO_STA_CTIMEOUT ((uint32_t)0x00000004) /*!<Command response timeout */
6522 #define SDIO_STA_DTIMEOUT ((uint32_t)0x00000008) /*!<Data timeout */
6523 #define SDIO_STA_TXUNDERR ((uint32_t)0x00000010) /*!<Transmit FIFO underrun error */
6524 #define SDIO_STA_RXOVERR ((uint32_t)0x00000020) /*!<Received FIFO overrun error */
6525 #define SDIO_STA_CMDREND ((uint32_t)0x00000040) /*!<Command response received (CRC check passed) */
6526 #define SDIO_STA_CMDSENT ((uint32_t)0x00000080) /*!<Command sent (no response required) */
6527 #define SDIO_STA_DATAEND ((uint32_t)0x00000100) /*!<Data end (data counter, SDIDCOUNT, is zero) */
6528 #define SDIO_STA_STBITERR ((uint32_t)0x00000200) /*!<Start bit not detected on all data signals in wide bus mode */
6529 #define SDIO_STA_DBCKEND ((uint32_t)0x00000400) /*!<Data block sent/received (CRC check passed) */
6530 #define SDIO_STA_CMDACT ((uint32_t)0x00000800) /*!<Command transfer in progress */
6531 #define SDIO_STA_TXACT ((uint32_t)0x00001000) /*!<Data transmit in progress */
6532 #define SDIO_STA_RXACT ((uint32_t)0x00002000) /*!<Data receive in progress */
6533 #define SDIO_STA_TXFIFOHE ((uint32_t)0x00004000) /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
6534 #define SDIO_STA_RXFIFOHF ((uint32_t)0x00008000) /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
6535 #define SDIO_STA_TXFIFOF ((uint32_t)0x00010000) /*!<Transmit FIFO full */
6536 #define SDIO_STA_RXFIFOF ((uint32_t)0x00020000) /*!<Receive FIFO full */
6537 #define SDIO_STA_TXFIFOE ((uint32_t)0x00040000) /*!<Transmit FIFO empty */
6538 #define SDIO_STA_RXFIFOE ((uint32_t)0x00080000) /*!<Receive FIFO empty */
6539 #define SDIO_STA_TXDAVL ((uint32_t)0x00100000) /*!<Data available in transmit FIFO */
6540 #define SDIO_STA_RXDAVL ((uint32_t)0x00200000) /*!<Data available in receive FIFO */
6541 #define SDIO_STA_SDIOIT ((uint32_t)0x00400000) /*!<SDIO interrupt received */
6542 #define SDIO_STA_CEATAEND ((uint32_t)0x00800000) /*!<CE-ATA command completion signal received for CMD61 */
6543
6544 /******************* Bit definition for SDIO_ICR register *******************/
6545 #define SDIO_ICR_CCRCFAILC ((uint32_t)0x00000001) /*!<CCRCFAIL flag clear bit */
6546 #define SDIO_ICR_DCRCFAILC ((uint32_t)0x00000002) /*!<DCRCFAIL flag clear bit */
6547 #define SDIO_ICR_CTIMEOUTC ((uint32_t)0x00000004) /*!<CTIMEOUT flag clear bit */
6548 #define SDIO_ICR_DTIMEOUTC ((uint32_t)0x00000008) /*!<DTIMEOUT flag clear bit */
6549 #define SDIO_ICR_TXUNDERRC ((uint32_t)0x00000010) /*!<TXUNDERR flag clear bit */
6550 #define SDIO_ICR_RXOVERRC ((uint32_t)0x00000020) /*!<RXOVERR flag clear bit */
6551 #define SDIO_ICR_CMDRENDC ((uint32_t)0x00000040) /*!<CMDREND flag clear bit */
6552 #define SDIO_ICR_CMDSENTC ((uint32_t)0x00000080) /*!<CMDSENT flag clear bit */
6553 #define SDIO_ICR_DATAENDC ((uint32_t)0x00000100) /*!<DATAEND flag clear bit */
6554 #define SDIO_ICR_STBITERRC ((uint32_t)0x00000200) /*!<STBITERR flag clear bit */
6555 #define SDIO_ICR_DBCKENDC ((uint32_t)0x00000400) /*!<DBCKEND flag clear bit */
6556 #define SDIO_ICR_SDIOITC ((uint32_t)0x00400000) /*!<SDIOIT flag clear bit */
6557 #define SDIO_ICR_CEATAENDC ((uint32_t)0x00800000) /*!<CEATAEND flag clear bit */
6558
6559 /****************** Bit definition for SDIO_MASK register *******************/
6560 #define SDIO_MASK_CCRCFAILIE ((uint32_t)0x00000001) /*!<Command CRC Fail Interrupt Enable */
6561 #define SDIO_MASK_DCRCFAILIE ((uint32_t)0x00000002) /*!<Data CRC Fail Interrupt Enable */
6562 #define SDIO_MASK_CTIMEOUTIE ((uint32_t)0x00000004) /*!<Command TimeOut Interrupt Enable */
6563 #define SDIO_MASK_DTIMEOUTIE ((uint32_t)0x00000008) /*!<Data TimeOut Interrupt Enable */
6564 #define SDIO_MASK_TXUNDERRIE ((uint32_t)0x00000010) /*!<Tx FIFO UnderRun Error Interrupt Enable */
6565 #define SDIO_MASK_RXOVERRIE ((uint32_t)0x00000020) /*!<Rx FIFO OverRun Error Interrupt Enable */
6566 #define SDIO_MASK_CMDRENDIE ((uint32_t)0x00000040) /*!<Command Response Received Interrupt Enable */
6567 #define SDIO_MASK_CMDSENTIE ((uint32_t)0x00000080) /*!<Command Sent Interrupt Enable */
6568 #define SDIO_MASK_DATAENDIE ((uint32_t)0x00000100) /*!<Data End Interrupt Enable */
6569 #define SDIO_MASK_STBITERRIE ((uint32_t)0x00000200) /*!<Start Bit Error Interrupt Enable */
6570 #define SDIO_MASK_DBCKENDIE ((uint32_t)0x00000400) /*!<Data Block End Interrupt Enable */
6571 #define SDIO_MASK_CMDACTIE ((uint32_t)0x00000800) /*!<CCommand Acting Interrupt Enable */
6572 #define SDIO_MASK_TXACTIE ((uint32_t)0x00001000) /*!<Data Transmit Acting Interrupt Enable */
6573 #define SDIO_MASK_RXACTIE ((uint32_t)0x00002000) /*!<Data receive acting interrupt enabled */
6574 #define SDIO_MASK_TXFIFOHEIE ((uint32_t)0x00004000) /*!<Tx FIFO Half Empty interrupt Enable */
6575 #define SDIO_MASK_RXFIFOHFIE ((uint32_t)0x00008000) /*!<Rx FIFO Half Full interrupt Enable */
6576 #define SDIO_MASK_TXFIFOFIE ((uint32_t)0x00010000) /*!<Tx FIFO Full interrupt Enable */
6577 #define SDIO_MASK_RXFIFOFIE ((uint32_t)0x00020000) /*!<Rx FIFO Full interrupt Enable */
6578 #define SDIO_MASK_TXFIFOEIE ((uint32_t)0x00040000) /*!<Tx FIFO Empty interrupt Enable */
6579 #define SDIO_MASK_RXFIFOEIE ((uint32_t)0x00080000) /*!<Rx FIFO Empty interrupt Enable */
6580 #define SDIO_MASK_TXDAVLIE ((uint32_t)0x00100000) /*!<Data available in Tx FIFO interrupt Enable */
6581 #define SDIO_MASK_RXDAVLIE ((uint32_t)0x00200000) /*!<Data available in Rx FIFO interrupt Enable */
6582 #define SDIO_MASK_SDIOITIE ((uint32_t)0x00400000) /*!<SDIO Mode Interrupt Received interrupt Enable */
6583 #define SDIO_MASK_CEATAENDIE ((uint32_t)0x00800000) /*!<CE-ATA command completion signal received Interrupt Enable */
6584
6585 /***************** Bit definition for SDIO_FIFOCNT register *****************/
6586 #define SDIO_FIFOCNT_FIFOCOUNT ((uint32_t)0x00FFFFFF) /*!<Remaining number of words to be written to or read from the FIFO */
6587
6588 /****************** Bit definition for SDIO_FIFO register *******************/
6589 #define SDIO_FIFO_FIFODATA ((uint32_t)0xFFFFFFFF) /*!<Receive and transmit FIFO data */
6590
6591 /******************************************************************************/
6592 /* */
6593 /* Serial Peripheral Interface */
6594 /* */
6595 /******************************************************************************/
6596 /******************* Bit definition for SPI_CR1 register ********************/
6597 #define SPI_CR1_CPHA ((uint32_t)0x00000001) /*!<Clock Phase */
6598 #define SPI_CR1_CPOL ((uint32_t)0x00000002) /*!<Clock Polarity */
6599 #define SPI_CR1_MSTR ((uint32_t)0x00000004) /*!<Master Selection */
6600
6601 #define SPI_CR1_BR ((uint32_t)0x00000038) /*!<BR[2:0] bits (Baud Rate Control) */
6602 #define SPI_CR1_BR_0 ((uint32_t)0x00000008) /*!<Bit 0 */
6603 #define SPI_CR1_BR_1 ((uint32_t)0x00000010) /*!<Bit 1 */
6604 #define SPI_CR1_BR_2 ((uint32_t)0x00000020) /*!<Bit 2 */
6605
6606 #define SPI_CR1_SPE ((uint32_t)0x00000040) /*!<SPI Enable */
6607 #define SPI_CR1_LSBFIRST ((uint32_t)0x00000080) /*!<Frame Format */
6608 #define SPI_CR1_SSI ((uint32_t)0x00000100) /*!<Internal slave select */
6609 #define SPI_CR1_SSM ((uint32_t)0x00000200) /*!<Software slave management */
6610 #define SPI_CR1_RXONLY ((uint32_t)0x00000400) /*!<Receive only */
6611 #define SPI_CR1_DFF ((uint32_t)0x00000800) /*!<Data Frame Format */
6612 #define SPI_CR1_CRCNEXT ((uint32_t)0x00001000) /*!<Transmit CRC next */
6613 #define SPI_CR1_CRCEN ((uint32_t)0x00002000) /*!<Hardware CRC calculation enable */
6614 #define SPI_CR1_BIDIOE ((uint32_t)0x00004000) /*!<Output enable in bidirectional mode */
6615 #define SPI_CR1_BIDIMODE ((uint32_t)0x00008000) /*!<Bidirectional data mode enable */
6616
6617 /******************* Bit definition for SPI_CR2 register ********************/
6618 #define SPI_CR2_RXDMAEN ((uint32_t)0x00000001) /*!<Rx Buffer DMA Enable */
6619 #define SPI_CR2_TXDMAEN ((uint32_t)0x00000002) /*!<Tx Buffer DMA Enable */
6620 #define SPI_CR2_SSOE ((uint32_t)0x00000004) /*!<SS Output Enable */
6621 #define SPI_CR2_FRF ((uint32_t)0x00000010) /*!<Frame Format */
6622 #define SPI_CR2_ERRIE ((uint32_t)0x00000020) /*!<Error Interrupt Enable */
6623 #define SPI_CR2_RXNEIE ((uint32_t)0x00000040) /*!<RX buffer Not Empty Interrupt Enable */
6624 #define SPI_CR2_TXEIE ((uint32_t)0x00000080) /*!<Tx buffer Empty Interrupt Enable */
6625
6626 /******************** Bit definition for SPI_SR register ********************/
6627 #define SPI_SR_RXNE ((uint32_t)0x00000001) /*!<Receive buffer Not Empty */
6628 #define SPI_SR_TXE ((uint32_t)0x00000002) /*!<Transmit buffer Empty */
6629 #define SPI_SR_CHSIDE ((uint32_t)0x00000004) /*!<Channel side */
6630 #define SPI_SR_UDR ((uint32_t)0x00000008) /*!<Underrun flag */
6631 #define SPI_SR_CRCERR ((uint32_t)0x00000010) /*!<CRC Error flag */
6632 #define SPI_SR_MODF ((uint32_t)0x00000020) /*!<Mode fault */
6633 #define SPI_SR_OVR ((uint32_t)0x00000040) /*!<Overrun flag */
6634 #define SPI_SR_BSY ((uint32_t)0x00000080) /*!<Busy flag */
6635 #define SPI_SR_FRE ((uint32_t)0x00000100) /*!<Frame format error flag */
6636
6637 /******************** Bit definition for SPI_DR register ********************/
6638 #define SPI_DR_DR ((uint32_t)0x0000FFFF) /*!<Data Register */
6639
6640 /******************* Bit definition for SPI_CRCPR register ******************/
6641 #define SPI_CRCPR_CRCPOLY ((uint32_t)0x0000FFFF) /*!<CRC polynomial register */
6642
6643 /****************** Bit definition for SPI_RXCRCR register ******************/
6644 #define SPI_RXCRCR_RXCRC ((uint32_t)0x0000FFFF) /*!<Rx CRC Register */
6645
6646 /****************** Bit definition for SPI_TXCRCR register ******************/
6647 #define SPI_TXCRCR_TXCRC ((uint32_t)0x0000FFFF) /*!<Tx CRC Register */
6648
6649 /****************** Bit definition for SPI_I2SCFGR register *****************/
6650 #define SPI_I2SCFGR_CHLEN ((uint32_t)0x00000001) /*!<Channel length (number of bits per audio channel) */
6651
6652 #define SPI_I2SCFGR_DATLEN ((uint32_t)0x00000006) /*!<DATLEN[1:0] bits (Data length to be transferred) */
6653 #define SPI_I2SCFGR_DATLEN_0 ((uint32_t)0x00000002) /*!<Bit 0 */
6654 #define SPI_I2SCFGR_DATLEN_1 ((uint32_t)0x00000004) /*!<Bit 1 */
6655
6656 #define SPI_I2SCFGR_CKPOL ((uint32_t)0x00000008) /*!<steady state clock polarity */
6657
6658 #define SPI_I2SCFGR_I2SSTD ((uint32_t)0x00000030) /*!<I2SSTD[1:0] bits (I2S standard selection) */
6659 #define SPI_I2SCFGR_I2SSTD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
6660 #define SPI_I2SCFGR_I2SSTD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
6661
6662 #define SPI_I2SCFGR_PCMSYNC ((uint32_t)0x00000080) /*!<PCM frame synchronization */
6663
6664 #define SPI_I2SCFGR_I2SCFG ((uint32_t)0x00000300) /*!<I2SCFG[1:0] bits (I2S configuration mode) */
6665 #define SPI_I2SCFGR_I2SCFG_0 ((uint32_t)0x00000100) /*!<Bit 0 */
6666 #define SPI_I2SCFGR_I2SCFG_1 ((uint32_t)0x00000200) /*!<Bit 1 */
6667
6668 #define SPI_I2SCFGR_I2SE ((uint32_t)0x00000400) /*!<I2S Enable */
6669 #define SPI_I2SCFGR_I2SMOD ((uint32_t)0x00000800) /*!<I2S mode selection */
6670
6671 /****************** Bit definition for SPI_I2SPR register *******************/
6672 #define SPI_I2SPR_I2SDIV ((uint32_t)0x000000FF) /*!<I2S Linear prescaler */
6673 #define SPI_I2SPR_ODD ((uint32_t)0x00000100) /*!<Odd factor for the prescaler */
6674 #define SPI_I2SPR_MCKOE ((uint32_t)0x00000200) /*!<Master Clock Output Enable */
6675
6676 /******************************************************************************/
6677 /* */
6678 /* SYSCFG */
6679 /* */
6680 /******************************************************************************/
6681 /****************** Bit definition for SYSCFG_MEMRMP register ***************/
6682 #define SYSCFG_MEMRMP_MEM_MODE ((uint32_t)0x00000007) /*!< SYSCFG_Memory Remap Config */
6683 #define SYSCFG_MEMRMP_MEM_MODE_0 ((uint32_t)0x00000001)
6684 #define SYSCFG_MEMRMP_MEM_MODE_1 ((uint32_t)0x00000002)
6685 #define SYSCFG_MEMRMP_MEM_MODE_2 ((uint32_t)0x00000004)
6686
6687 #define SYSCFG_MEMRMP_UFB_MODE ((uint32_t)0x00000100) /*!< User Flash Bank mode */
6688 #define SYSCFG_SWP_FMC ((uint32_t)0x00000C00) /*!< FMC memory mapping swap */
6689
6690 /****************** Bit definition for SYSCFG_PMC register ******************/
6691 #define SYSCFG_PMC_ADCxDC2 ((uint32_t)0x00070000) /*!< Refer to AN4073 on how to use this bit */
6692 #define SYSCFG_PMC_ADC1DC2 ((uint32_t)0x00010000) /*!< Refer to AN4073 on how to use this bit */
6693 #define SYSCFG_PMC_ADC2DC2 ((uint32_t)0x00020000) /*!< Refer to AN4073 on how to use this bit */
6694 #define SYSCFG_PMC_ADC3DC2 ((uint32_t)0x00040000) /*!< Refer to AN4073 on how to use this bit */
6695
6696 #define SYSCFG_PMC_MII_RMII_SEL ((uint32_t)0x00800000) /*!<Ethernet PHY interface selection */
6697 /* Old MII_RMII_SEL bit definition, maintained for legacy purpose */
6698 #define SYSCFG_PMC_MII_RMII SYSCFG_PMC_MII_RMII_SEL
6699
6700 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/
6701 #define SYSCFG_EXTICR1_EXTI0 ((uint32_t)0x000F) /*!<EXTI 0 configuration */
6702 #define SYSCFG_EXTICR1_EXTI1 ((uint32_t)0x00F0) /*!<EXTI 1 configuration */
6703 #define SYSCFG_EXTICR1_EXTI2 ((uint32_t)0x0F00) /*!<EXTI 2 configuration */
6704 #define SYSCFG_EXTICR1_EXTI3 ((uint32_t)0xF000) /*!<EXTI 3 configuration */
6705 /**
6706 * @brief EXTI0 configuration
6707 */
6708 #define SYSCFG_EXTICR1_EXTI0_PA ((uint32_t)0x0000) /*!<PA[0] pin */
6709 #define SYSCFG_EXTICR1_EXTI0_PB ((uint32_t)0x0001) /*!<PB[0] pin */
6710 #define SYSCFG_EXTICR1_EXTI0_PC ((uint32_t)0x0002) /*!<PC[0] pin */
6711 #define SYSCFG_EXTICR1_EXTI0_PD ((uint32_t)0x0003) /*!<PD[0] pin */
6712 #define SYSCFG_EXTICR1_EXTI0_PE ((uint32_t)0x0004) /*!<PE[0] pin */
6713 #define SYSCFG_EXTICR1_EXTI0_PF ((uint32_t)0x0005) /*!<PF[0] pin */
6714 #define SYSCFG_EXTICR1_EXTI0_PG ((uint32_t)0x0006) /*!<PG[0] pin */
6715 #define SYSCFG_EXTICR1_EXTI0_PH ((uint32_t)0x0007) /*!<PH[0] pin */
6716 #define SYSCFG_EXTICR1_EXTI0_PI ((uint32_t)0x0008) /*!<PI[0] pin */
6717 #define SYSCFG_EXTICR1_EXTI0_PJ ((uint32_t)0x0009) /*!<PJ[0] pin */
6718 #define SYSCFG_EXTICR1_EXTI0_PK ((uint32_t)0x000A) /*!<PK[0] pin */
6719
6720 /**
6721 * @brief EXTI1 configuration
6722 */
6723 #define SYSCFG_EXTICR1_EXTI1_PA ((uint32_t)0x0000) /*!<PA[1] pin */
6724 #define SYSCFG_EXTICR1_EXTI1_PB ((uint32_t)0x0010) /*!<PB[1] pin */
6725 #define SYSCFG_EXTICR1_EXTI1_PC ((uint32_t)0x0020) /*!<PC[1] pin */
6726 #define SYSCFG_EXTICR1_EXTI1_PD ((uint32_t)0x0030) /*!<PD[1] pin */
6727 #define SYSCFG_EXTICR1_EXTI1_PE ((uint32_t)0x0040) /*!<PE[1] pin */
6728 #define SYSCFG_EXTICR1_EXTI1_PF ((uint32_t)0x0050) /*!<PF[1] pin */
6729 #define SYSCFG_EXTICR1_EXTI1_PG ((uint32_t)0x0060) /*!<PG[1] pin */
6730 #define SYSCFG_EXTICR1_EXTI1_PH ((uint32_t)0x0070) /*!<PH[1] pin */
6731 #define SYSCFG_EXTICR1_EXTI1_PI ((uint32_t)0x0080) /*!<PI[1] pin */
6732 #define SYSCFG_EXTICR1_EXTI1_PJ ((uint32_t)0x0090) /*!<PJ[1] pin */
6733 #define SYSCFG_EXTICR1_EXTI1_PK ((uint32_t)0x00A0) /*!<PK[1] pin */
6734
6735
6736 /**
6737 * @brief EXTI2 configuration
6738 */
6739 #define SYSCFG_EXTICR1_EXTI2_PA ((uint32_t)0x0000) /*!<PA[2] pin */
6740 #define SYSCFG_EXTICR1_EXTI2_PB ((uint32_t)0x0100) /*!<PB[2] pin */
6741 #define SYSCFG_EXTICR1_EXTI2_PC ((uint32_t)0x0200) /*!<PC[2] pin */
6742 #define SYSCFG_EXTICR1_EXTI2_PD ((uint32_t)0x0300) /*!<PD[2] pin */
6743 #define SYSCFG_EXTICR1_EXTI2_PE ((uint32_t)0x0400) /*!<PE[2] pin */
6744 #define SYSCFG_EXTICR1_EXTI2_PF ((uint32_t)0x0500) /*!<PF[2] pin */
6745 #define SYSCFG_EXTICR1_EXTI2_PG ((uint32_t)0x0600) /*!<PG[2] pin */
6746 #define SYSCFG_EXTICR1_EXTI2_PH ((uint32_t)0x0700) /*!<PH[2] pin */
6747 #define SYSCFG_EXTICR1_EXTI2_PI ((uint32_t)0x0800) /*!<PI[2] pin */
6748 #define SYSCFG_EXTICR1_EXTI2_PJ ((uint32_t)0x0900) /*!<PJ[2] pin */
6749 #define SYSCFG_EXTICR1_EXTI2_PK ((uint32_t)0x0A00) /*!<PK[2] pin */
6750
6751
6752 /**
6753 * @brief EXTI3 configuration
6754 */
6755 #define SYSCFG_EXTICR1_EXTI3_PA ((uint32_t)0x0000) /*!<PA[3] pin */
6756 #define SYSCFG_EXTICR1_EXTI3_PB ((uint32_t)0x1000) /*!<PB[3] pin */
6757 #define SYSCFG_EXTICR1_EXTI3_PC ((uint32_t)0x2000) /*!<PC[3] pin */
6758 #define SYSCFG_EXTICR1_EXTI3_PD ((uint32_t)0x3000) /*!<PD[3] pin */
6759 #define SYSCFG_EXTICR1_EXTI3_PE ((uint32_t)0x4000) /*!<PE[3] pin */
6760 #define SYSCFG_EXTICR1_EXTI3_PF ((uint32_t)0x5000) /*!<PF[3] pin */
6761 #define SYSCFG_EXTICR1_EXTI3_PG ((uint32_t)0x6000) /*!<PG[3] pin */
6762 #define SYSCFG_EXTICR1_EXTI3_PH ((uint32_t)0x7000) /*!<PH[3] pin */
6763 #define SYSCFG_EXTICR1_EXTI3_PI ((uint32_t)0x8000) /*!<PI[3] pin */
6764 #define SYSCFG_EXTICR1_EXTI3_PJ ((uint32_t)0x9000) /*!<PJ[3] pin */
6765 #define SYSCFG_EXTICR1_EXTI3_PK ((uint32_t)0xA000) /*!<PK[3] pin */
6766
6767
6768 /***************** Bit definition for SYSCFG_EXTICR2 register ***************/
6769 #define SYSCFG_EXTICR2_EXTI4 ((uint32_t)0x000F) /*!<EXTI 4 configuration */
6770 #define SYSCFG_EXTICR2_EXTI5 ((uint32_t)0x00F0) /*!<EXTI 5 configuration */
6771 #define SYSCFG_EXTICR2_EXTI6 ((uint32_t)0x0F00) /*!<EXTI 6 configuration */
6772 #define SYSCFG_EXTICR2_EXTI7 ((uint32_t)0xF000) /*!<EXTI 7 configuration */
6773 /**
6774 * @brief EXTI4 configuration
6775 */
6776 #define SYSCFG_EXTICR2_EXTI4_PA ((uint32_t)0x0000) /*!<PA[4] pin */
6777 #define SYSCFG_EXTICR2_EXTI4_PB ((uint32_t)0x0001) /*!<PB[4] pin */
6778 #define SYSCFG_EXTICR2_EXTI4_PC ((uint32_t)0x0002) /*!<PC[4] pin */
6779 #define SYSCFG_EXTICR2_EXTI4_PD ((uint32_t)0x0003) /*!<PD[4] pin */
6780 #define SYSCFG_EXTICR2_EXTI4_PE ((uint32_t)0x0004) /*!<PE[4] pin */
6781 #define SYSCFG_EXTICR2_EXTI4_PF ((uint32_t)0x0005) /*!<PF[4] pin */
6782 #define SYSCFG_EXTICR2_EXTI4_PG ((uint32_t)0x0006) /*!<PG[4] pin */
6783 #define SYSCFG_EXTICR2_EXTI4_PH ((uint32_t)0x0007) /*!<PH[4] pin */
6784 #define SYSCFG_EXTICR2_EXTI4_PI ((uint32_t)0x0008) /*!<PI[4] pin */
6785 #define SYSCFG_EXTICR2_EXTI4_PJ ((uint32_t)0x0009) /*!<PJ[4] pin */
6786 #define SYSCFG_EXTICR2_EXTI4_PK ((uint32_t)0x000A) /*!<PK[4] pin */
6787
6788 /**
6789 * @brief EXTI5 configuration
6790 */
6791 #define SYSCFG_EXTICR2_EXTI5_PA ((uint32_t)0x0000) /*!<PA[5] pin */
6792 #define SYSCFG_EXTICR2_EXTI5_PB ((uint32_t)0x0010) /*!<PB[5] pin */
6793 #define SYSCFG_EXTICR2_EXTI5_PC ((uint32_t)0x0020) /*!<PC[5] pin */
6794 #define SYSCFG_EXTICR2_EXTI5_PD ((uint32_t)0x0030) /*!<PD[5] pin */
6795 #define SYSCFG_EXTICR2_EXTI5_PE ((uint32_t)0x0040) /*!<PE[5] pin */
6796 #define SYSCFG_EXTICR2_EXTI5_PF ((uint32_t)0x0050) /*!<PF[5] pin */
6797 #define SYSCFG_EXTICR2_EXTI5_PG ((uint32_t)0x0060) /*!<PG[5] pin */
6798 #define SYSCFG_EXTICR2_EXTI5_PH ((uint32_t)0x0070) /*!<PH[5] pin */
6799 #define SYSCFG_EXTICR2_EXTI5_PI ((uint32_t)0x0080) /*!<PI[5] pin */
6800 #define SYSCFG_EXTICR2_EXTI5_PJ ((uint32_t)0x0090) /*!<PJ[5] pin */
6801 #define SYSCFG_EXTICR2_EXTI5_PK ((uint32_t)0x00A0) /*!<PK[5] pin */
6802
6803 /**
6804 * @brief EXTI6 configuration
6805 */
6806 #define SYSCFG_EXTICR2_EXTI6_PA ((uint32_t)0x0000) /*!<PA[6] pin */
6807 #define SYSCFG_EXTICR2_EXTI6_PB ((uint32_t)0x0100) /*!<PB[6] pin */
6808 #define SYSCFG_EXTICR2_EXTI6_PC ((uint32_t)0x0200) /*!<PC[6] pin */
6809 #define SYSCFG_EXTICR2_EXTI6_PD ((uint32_t)0x0300) /*!<PD[6] pin */
6810 #define SYSCFG_EXTICR2_EXTI6_PE ((uint32_t)0x0400) /*!<PE[6] pin */
6811 #define SYSCFG_EXTICR2_EXTI6_PF ((uint32_t)0x0500) /*!<PF[6] pin */
6812 #define SYSCFG_EXTICR2_EXTI6_PG ((uint32_t)0x0600) /*!<PG[6] pin */
6813 #define SYSCFG_EXTICR2_EXTI6_PH ((uint32_t)0x0700) /*!<PH[6] pin */
6814 #define SYSCFG_EXTICR2_EXTI6_PI ((uint32_t)0x0800) /*!<PI[6] pin */
6815 #define SYSCFG_EXTICR2_EXTI6_PJ ((uint32_t)0x0900) /*!<PJ[6] pin */
6816 #define SYSCFG_EXTICR2_EXTI6_PK ((uint32_t)0x0A00) /*!<PK[6] pin */
6817
6818
6819 /**
6820 * @brief EXTI7 configuration
6821 */
6822 #define SYSCFG_EXTICR2_EXTI7_PA ((uint32_t)0x0000) /*!<PA[7] pin */
6823 #define SYSCFG_EXTICR2_EXTI7_PB ((uint32_t)0x1000) /*!<PB[7] pin */
6824 #define SYSCFG_EXTICR2_EXTI7_PC ((uint32_t)0x2000) /*!<PC[7] pin */
6825 #define SYSCFG_EXTICR2_EXTI7_PD ((uint32_t)0x3000) /*!<PD[7] pin */
6826 #define SYSCFG_EXTICR2_EXTI7_PE ((uint32_t)0x4000) /*!<PE[7] pin */
6827 #define SYSCFG_EXTICR2_EXTI7_PF ((uint32_t)0x5000) /*!<PF[7] pin */
6828 #define SYSCFG_EXTICR2_EXTI7_PG ((uint32_t)0x6000) /*!<PG[7] pin */
6829 #define SYSCFG_EXTICR2_EXTI7_PH ((uint32_t)0x7000) /*!<PH[7] pin */
6830 #define SYSCFG_EXTICR2_EXTI7_PI ((uint32_t)0x8000) /*!<PI[7] pin */
6831 #define SYSCFG_EXTICR2_EXTI7_PJ ((uint32_t)0x9000) /*!<PJ[7] pin */
6832 #define SYSCFG_EXTICR2_EXTI7_PK ((uint32_t)0xA000) /*!<PK[7] pin */
6833
6834 /***************** Bit definition for SYSCFG_EXTICR3 register ***************/
6835 #define SYSCFG_EXTICR3_EXTI8 ((uint32_t)0x000F) /*!<EXTI 8 configuration */
6836 #define SYSCFG_EXTICR3_EXTI9 ((uint32_t)0x00F0) /*!<EXTI 9 configuration */
6837 #define SYSCFG_EXTICR3_EXTI10 ((uint32_t)0x0F00) /*!<EXTI 10 configuration */
6838 #define SYSCFG_EXTICR3_EXTI11 ((uint32_t)0xF000) /*!<EXTI 11 configuration */
6839
6840 /**
6841 * @brief EXTI8 configuration
6842 */
6843 #define SYSCFG_EXTICR3_EXTI8_PA ((uint32_t)0x0000) /*!<PA[8] pin */
6844 #define SYSCFG_EXTICR3_EXTI8_PB ((uint32_t)0x0001) /*!<PB[8] pin */
6845 #define SYSCFG_EXTICR3_EXTI8_PC ((uint32_t)0x0002) /*!<PC[8] pin */
6846 #define SYSCFG_EXTICR3_EXTI8_PD ((uint32_t)0x0003) /*!<PD[8] pin */
6847 #define SYSCFG_EXTICR3_EXTI8_PE ((uint32_t)0x0004) /*!<PE[8] pin */
6848 #define SYSCFG_EXTICR3_EXTI8_PF ((uint32_t)0x0005) /*!<PF[8] pin */
6849 #define SYSCFG_EXTICR3_EXTI8_PG ((uint32_t)0x0006) /*!<PG[8] pin */
6850 #define SYSCFG_EXTICR3_EXTI8_PH ((uint32_t)0x0007) /*!<PH[8] pin */
6851 #define SYSCFG_EXTICR3_EXTI8_PI ((uint32_t)0x0008) /*!<PI[8] pin */
6852 #define SYSCFG_EXTICR3_EXTI8_PJ ((uint32_t)0x0009) /*!<PJ[8] pin */
6853
6854 /**
6855 * @brief EXTI9 configuration
6856 */
6857 #define SYSCFG_EXTICR3_EXTI9_PA ((uint32_t)0x0000) /*!<PA[9] pin */
6858 #define SYSCFG_EXTICR3_EXTI9_PB ((uint32_t)0x0010) /*!<PB[9] pin */
6859 #define SYSCFG_EXTICR3_EXTI9_PC ((uint32_t)0x0020) /*!<PC[9] pin */
6860 #define SYSCFG_EXTICR3_EXTI9_PD ((uint32_t)0x0030) /*!<PD[9] pin */
6861 #define SYSCFG_EXTICR3_EXTI9_PE ((uint32_t)0x0040) /*!<PE[9] pin */
6862 #define SYSCFG_EXTICR3_EXTI9_PF ((uint32_t)0x0050) /*!<PF[9] pin */
6863 #define SYSCFG_EXTICR3_EXTI9_PG ((uint32_t)0x0060) /*!<PG[9] pin */
6864 #define SYSCFG_EXTICR3_EXTI9_PH ((uint32_t)0x0070) /*!<PH[9] pin */
6865 #define SYSCFG_EXTICR3_EXTI9_PI ((uint32_t)0x0080) /*!<PI[9] pin */
6866 #define SYSCFG_EXTICR3_EXTI9_PJ ((uint32_t)0x0090) /*!<PJ[9] pin */
6867
6868
6869 /**
6870 * @brief EXTI10 configuration
6871 */
6872 #define SYSCFG_EXTICR3_EXTI10_PA ((uint32_t)0x0000) /*!<PA[10] pin */
6873 #define SYSCFG_EXTICR3_EXTI10_PB ((uint32_t)0x0100) /*!<PB[10] pin */
6874 #define SYSCFG_EXTICR3_EXTI10_PC ((uint32_t)0x0200) /*!<PC[10] pin */
6875 #define SYSCFG_EXTICR3_EXTI10_PD ((uint32_t)0x0300) /*!<PD[10] pin */
6876 #define SYSCFG_EXTICR3_EXTI10_PE ((uint32_t)0x0400) /*!<PE[10] pin */
6877 #define SYSCFG_EXTICR3_EXTI10_PF ((uint32_t)0x0500) /*!<PF[10] pin */
6878 #define SYSCFG_EXTICR3_EXTI10_PG ((uint32_t)0x0600) /*!<PG[10] pin */
6879 #define SYSCFG_EXTICR3_EXTI10_PH ((uint32_t)0x0700) /*!<PH[10] pin */
6880 #define SYSCFG_EXTICR3_EXTI10_PI ((uint32_t)0x0800) /*!<PI[10] pin */
6881 #define SYSCFG_EXTICR3_EXTI10_PJ ((uint32_t)0x0900) /*!<PJ[10] pin */
6882
6883
6884 /**
6885 * @brief EXTI11 configuration
6886 */
6887 #define SYSCFG_EXTICR3_EXTI11_PA ((uint32_t)0x0000) /*!<PA[11] pin */
6888 #define SYSCFG_EXTICR3_EXTI11_PB ((uint32_t)0x1000) /*!<PB[11] pin */
6889 #define SYSCFG_EXTICR3_EXTI11_PC ((uint32_t)0x2000) /*!<PC[11] pin */
6890 #define SYSCFG_EXTICR3_EXTI11_PD ((uint32_t)0x3000) /*!<PD[11] pin */
6891 #define SYSCFG_EXTICR3_EXTI11_PE ((uint32_t)0x4000) /*!<PE[11] pin */
6892 #define SYSCFG_EXTICR3_EXTI11_PF ((uint32_t)0x5000) /*!<PF[11] pin */
6893 #define SYSCFG_EXTICR3_EXTI11_PG ((uint32_t)0x6000) /*!<PG[11] pin */
6894 #define SYSCFG_EXTICR3_EXTI11_PH ((uint32_t)0x7000) /*!<PH[11] pin */
6895 #define SYSCFG_EXTICR3_EXTI11_PI ((uint32_t)0x8000) /*!<PI[11] pin */
6896 #define SYSCFG_EXTICR3_EXTI11_PJ ((uint32_t)0x9000) /*!<PJ[11] pin */
6897
6898
6899 /***************** Bit definition for SYSCFG_EXTICR4 register ***************/
6900 #define SYSCFG_EXTICR4_EXTI12 ((uint32_t)0x000F) /*!<EXTI 12 configuration */
6901 #define SYSCFG_EXTICR4_EXTI13 ((uint32_t)0x00F0) /*!<EXTI 13 configuration */
6902 #define SYSCFG_EXTICR4_EXTI14 ((uint32_t)0x0F00) /*!<EXTI 14 configuration */
6903 #define SYSCFG_EXTICR4_EXTI15 ((uint32_t)0xF000) /*!<EXTI 15 configuration */
6904 /**
6905 * @brief EXTI12 configuration
6906 */
6907 #define SYSCFG_EXTICR4_EXTI12_PA ((uint32_t)0x0000) /*!<PA[12] pin */
6908 #define SYSCFG_EXTICR4_EXTI12_PB ((uint32_t)0x0001) /*!<PB[12] pin */
6909 #define SYSCFG_EXTICR4_EXTI12_PC ((uint32_t)0x0002) /*!<PC[12] pin */
6910 #define SYSCFG_EXTICR4_EXTI12_PD ((uint32_t)0x0003) /*!<PD[12] pin */
6911 #define SYSCFG_EXTICR4_EXTI12_PE ((uint32_t)0x0004) /*!<PE[12] pin */
6912 #define SYSCFG_EXTICR4_EXTI12_PF ((uint32_t)0x0005) /*!<PF[12] pin */
6913 #define SYSCFG_EXTICR4_EXTI12_PG ((uint32_t)0x0006) /*!<PG[12] pin */
6914 #define SYSCFG_EXTICR4_EXTI12_PH ((uint32_t)0x0007) /*!<PH[12] pin */
6915 #define SYSCFG_EXTICR4_EXTI12_PI ((uint32_t)0x0008) /*!<PI[12] pin */
6916 #define SYSCFG_EXTICR4_EXTI12_PJ ((uint32_t)0x0009) /*!<PJ[12] pin */
6917
6918
6919 /**
6920 * @brief EXTI13 configuration
6921 */
6922 #define SYSCFG_EXTICR4_EXTI13_PA ((uint32_t)0x0000) /*!<PA[13] pin */
6923 #define SYSCFG_EXTICR4_EXTI13_PB ((uint32_t)0x0010) /*!<PB[13] pin */
6924 #define SYSCFG_EXTICR4_EXTI13_PC ((uint32_t)0x0020) /*!<PC[13] pin */
6925 #define SYSCFG_EXTICR4_EXTI13_PD ((uint32_t)0x0030) /*!<PD[13] pin */
6926 #define SYSCFG_EXTICR4_EXTI13_PE ((uint32_t)0x0040) /*!<PE[13] pin */
6927 #define SYSCFG_EXTICR4_EXTI13_PF ((uint32_t)0x0050) /*!<PF[13] pin */
6928 #define SYSCFG_EXTICR4_EXTI13_PG ((uint32_t)0x0060) /*!<PG[13] pin */
6929 #define SYSCFG_EXTICR4_EXTI13_PH ((uint32_t)0x0070) /*!<PH[13] pin */
6930 #define SYSCFG_EXTICR4_EXTI13_PI ((uint32_t)0x0008) /*!<PI[13] pin */
6931 #define SYSCFG_EXTICR4_EXTI13_PJ ((uint32_t)0x0009) /*!<PJ[13] pin */
6932
6933
6934 /**
6935 * @brief EXTI14 configuration
6936 */
6937 #define SYSCFG_EXTICR4_EXTI14_PA ((uint32_t)0x0000) /*!<PA[14] pin */
6938 #define SYSCFG_EXTICR4_EXTI14_PB ((uint32_t)0x0100) /*!<PB[14] pin */
6939 #define SYSCFG_EXTICR4_EXTI14_PC ((uint32_t)0x0200) /*!<PC[14] pin */
6940 #define SYSCFG_EXTICR4_EXTI14_PD ((uint32_t)0x0300) /*!<PD[14] pin */
6941 #define SYSCFG_EXTICR4_EXTI14_PE ((uint32_t)0x0400) /*!<PE[14] pin */
6942 #define SYSCFG_EXTICR4_EXTI14_PF ((uint32_t)0x0500) /*!<PF[14] pin */
6943 #define SYSCFG_EXTICR4_EXTI14_PG ((uint32_t)0x0600) /*!<PG[14] pin */
6944 #define SYSCFG_EXTICR4_EXTI14_PH ((uint32_t)0x0700) /*!<PH[14] pin */
6945 #define SYSCFG_EXTICR4_EXTI14_PI ((uint32_t)0x0800) /*!<PI[14] pin */
6946 #define SYSCFG_EXTICR4_EXTI14_PJ ((uint32_t)0x0900) /*!<PJ[14] pin */
6947
6948
6949 /**
6950 * @brief EXTI15 configuration
6951 */
6952 #define SYSCFG_EXTICR4_EXTI15_PA ((uint32_t)0x0000) /*!<PA[15] pin */
6953 #define SYSCFG_EXTICR4_EXTI15_PB ((uint32_t)0x1000) /*!<PB[15] pin */
6954 #define SYSCFG_EXTICR4_EXTI15_PC ((uint32_t)0x2000) /*!<PC[15] pin */
6955 #define SYSCFG_EXTICR4_EXTI15_PD ((uint32_t)0x3000) /*!<PD[15] pin */
6956 #define SYSCFG_EXTICR4_EXTI15_PE ((uint32_t)0x4000) /*!<PE[15] pin */
6957 #define SYSCFG_EXTICR4_EXTI15_PF ((uint32_t)0x5000) /*!<PF[15] pin */
6958 #define SYSCFG_EXTICR4_EXTI15_PG ((uint32_t)0x6000) /*!<PG[15] pin */
6959 #define SYSCFG_EXTICR4_EXTI15_PH ((uint32_t)0x7000) /*!<PH[15] pin */
6960 #define SYSCFG_EXTICR4_EXTI15_PI ((uint32_t)0x8000) /*!<PI[15] pin */
6961 #define SYSCFG_EXTICR4_EXTI15_PJ ((uint32_t)0x9000) /*!<PJ[15] pin */
6962
6963 /****************** Bit definition for SYSCFG_CMPCR register ****************/
6964 #define SYSCFG_CMPCR_CMP_PD ((uint32_t)0x00000001) /*!<Compensation cell ready flag */
6965 #define SYSCFG_CMPCR_READY ((uint32_t)0x00000100) /*!<Compensation cell power-down */
6966
6967 /******************************************************************************/
6968 /* */
6969 /* TIM */
6970 /* */
6971 /******************************************************************************/
6972 /******************* Bit definition for TIM_CR1 register ********************/
6973 #define TIM_CR1_CEN ((uint32_t)0x0001) /*!<Counter enable */
6974 #define TIM_CR1_UDIS ((uint32_t)0x0002) /*!<Update disable */
6975 #define TIM_CR1_URS ((uint32_t)0x0004) /*!<Update request source */
6976 #define TIM_CR1_OPM ((uint32_t)0x0008) /*!<One pulse mode */
6977 #define TIM_CR1_DIR ((uint32_t)0x0010) /*!<Direction */
6978
6979 #define TIM_CR1_CMS ((uint32_t)0x0060) /*!<CMS[1:0] bits (Center-aligned mode selection) */
6980 #define TIM_CR1_CMS_0 ((uint32_t)0x0020) /*!<Bit 0 */
6981 #define TIM_CR1_CMS_1 ((uint32_t)0x0040) /*!<Bit 1 */
6982
6983 #define TIM_CR1_ARPE ((uint32_t)0x0080) /*!<Auto-reload preload enable */
6984
6985 #define TIM_CR1_CKD ((uint32_t)0x0300) /*!<CKD[1:0] bits (clock division) */
6986 #define TIM_CR1_CKD_0 ((uint32_t)0x0100) /*!<Bit 0 */
6987 #define TIM_CR1_CKD_1 ((uint32_t)0x0200) /*!<Bit 1 */
6988
6989 /******************* Bit definition for TIM_CR2 register ********************/
6990 #define TIM_CR2_CCPC ((uint32_t)0x0001) /*!<Capture/Compare Preloaded Control */
6991 #define TIM_CR2_CCUS ((uint32_t)0x0004) /*!<Capture/Compare Control Update Selection */
6992 #define TIM_CR2_CCDS ((uint32_t)0x0008) /*!<Capture/Compare DMA Selection */
6993
6994 #define TIM_CR2_MMS ((uint32_t)0x0070) /*!<MMS[2:0] bits (Master Mode Selection) */
6995 #define TIM_CR2_MMS_0 ((uint32_t)0x0010) /*!<Bit 0 */
6996 #define TIM_CR2_MMS_1 ((uint32_t)0x0020) /*!<Bit 1 */
6997 #define TIM_CR2_MMS_2 ((uint32_t)0x0040) /*!<Bit 2 */
6998
6999 #define TIM_CR2_TI1S ((uint32_t)0x0080) /*!<TI1 Selection */
7000 #define TIM_CR2_OIS1 ((uint32_t)0x0100) /*!<Output Idle state 1 (OC1 output) */
7001 #define TIM_CR2_OIS1N ((uint32_t)0x0200) /*!<Output Idle state 1 (OC1N output) */
7002 #define TIM_CR2_OIS2 ((uint32_t)0x0400) /*!<Output Idle state 2 (OC2 output) */
7003 #define TIM_CR2_OIS2N ((uint32_t)0x0800) /*!<Output Idle state 2 (OC2N output) */
7004 #define TIM_CR2_OIS3 ((uint32_t)0x1000) /*!<Output Idle state 3 (OC3 output) */
7005 #define TIM_CR2_OIS3N ((uint32_t)0x2000) /*!<Output Idle state 3 (OC3N output) */
7006 #define TIM_CR2_OIS4 ((uint32_t)0x4000) /*!<Output Idle state 4 (OC4 output) */
7007
7008 /******************* Bit definition for TIM_SMCR register *******************/
7009 #define TIM_SMCR_SMS ((uint32_t)0x0007) /*!<SMS[2:0] bits (Slave mode selection) */
7010 #define TIM_SMCR_SMS_0 ((uint32_t)0x0001) /*!<Bit 0 */
7011 #define TIM_SMCR_SMS_1 ((uint32_t)0x0002) /*!<Bit 1 */
7012 #define TIM_SMCR_SMS_2 ((uint32_t)0x0004) /*!<Bit 2 */
7013
7014 #define TIM_SMCR_TS ((uint32_t)0x0070) /*!<TS[2:0] bits (Trigger selection) */
7015 #define TIM_SMCR_TS_0 ((uint32_t)0x0010) /*!<Bit 0 */
7016 #define TIM_SMCR_TS_1 ((uint32_t)0x0020) /*!<Bit 1 */
7017 #define TIM_SMCR_TS_2 ((uint32_t)0x0040) /*!<Bit 2 */
7018
7019 #define TIM_SMCR_MSM ((uint32_t)0x0080) /*!<Master/slave mode */
7020
7021 #define TIM_SMCR_ETF ((uint32_t)0x0F00) /*!<ETF[3:0] bits (External trigger filter) */
7022 #define TIM_SMCR_ETF_0 ((uint32_t)0x0100) /*!<Bit 0 */
7023 #define TIM_SMCR_ETF_1 ((uint32_t)0x0200) /*!<Bit 1 */
7024 #define TIM_SMCR_ETF_2 ((uint32_t)0x0400) /*!<Bit 2 */
7025 #define TIM_SMCR_ETF_3 ((uint32_t)0x0800) /*!<Bit 3 */
7026
7027 #define TIM_SMCR_ETPS ((uint32_t)0x3000) /*!<ETPS[1:0] bits (External trigger prescaler) */
7028 #define TIM_SMCR_ETPS_0 ((uint32_t)0x1000) /*!<Bit 0 */
7029 #define TIM_SMCR_ETPS_1 ((uint32_t)0x2000) /*!<Bit 1 */
7030
7031 #define TIM_SMCR_ECE ((uint32_t)0x4000) /*!<External clock enable */
7032 #define TIM_SMCR_ETP ((uint32_t)0x8000) /*!<External trigger polarity */
7033
7034 /******************* Bit definition for TIM_DIER register *******************/
7035 #define TIM_DIER_UIE ((uint32_t)0x0001) /*!<Update interrupt enable */
7036 #define TIM_DIER_CC1IE ((uint32_t)0x0002) /*!<Capture/Compare 1 interrupt enable */
7037 #define TIM_DIER_CC2IE ((uint32_t)0x0004) /*!<Capture/Compare 2 interrupt enable */
7038 #define TIM_DIER_CC3IE ((uint32_t)0x0008) /*!<Capture/Compare 3 interrupt enable */
7039 #define TIM_DIER_CC4IE ((uint32_t)0x0010) /*!<Capture/Compare 4 interrupt enable */
7040 #define TIM_DIER_COMIE ((uint32_t)0x0020) /*!<COM interrupt enable */
7041 #define TIM_DIER_TIE ((uint32_t)0x0040) /*!<Trigger interrupt enable */
7042 #define TIM_DIER_BIE ((uint32_t)0x0080) /*!<Break interrupt enable */
7043 #define TIM_DIER_UDE ((uint32_t)0x0100) /*!<Update DMA request enable */
7044 #define TIM_DIER_CC1DE ((uint32_t)0x0200) /*!<Capture/Compare 1 DMA request enable */
7045 #define TIM_DIER_CC2DE ((uint32_t)0x0400) /*!<Capture/Compare 2 DMA request enable */
7046 #define TIM_DIER_CC3DE ((uint32_t)0x0800) /*!<Capture/Compare 3 DMA request enable */
7047 #define TIM_DIER_CC4DE ((uint32_t)0x1000) /*!<Capture/Compare 4 DMA request enable */
7048 #define TIM_DIER_COMDE ((uint32_t)0x2000) /*!<COM DMA request enable */
7049 #define TIM_DIER_TDE ((uint32_t)0x4000) /*!<Trigger DMA request enable */
7050
7051 /******************** Bit definition for TIM_SR register ********************/
7052 #define TIM_SR_UIF ((uint32_t)0x0001) /*!<Update interrupt Flag */
7053 #define TIM_SR_CC1IF ((uint32_t)0x0002) /*!<Capture/Compare 1 interrupt Flag */
7054 #define TIM_SR_CC2IF ((uint32_t)0x0004) /*!<Capture/Compare 2 interrupt Flag */
7055 #define TIM_SR_CC3IF ((uint32_t)0x0008) /*!<Capture/Compare 3 interrupt Flag */
7056 #define TIM_SR_CC4IF ((uint32_t)0x0010) /*!<Capture/Compare 4 interrupt Flag */
7057 #define TIM_SR_COMIF ((uint32_t)0x0020) /*!<COM interrupt Flag */
7058 #define TIM_SR_TIF ((uint32_t)0x0040) /*!<Trigger interrupt Flag */
7059 #define TIM_SR_BIF ((uint32_t)0x0080) /*!<Break interrupt Flag */
7060 #define TIM_SR_CC1OF ((uint32_t)0x0200) /*!<Capture/Compare 1 Overcapture Flag */
7061 #define TIM_SR_CC2OF ((uint32_t)0x0400) /*!<Capture/Compare 2 Overcapture Flag */
7062 #define TIM_SR_CC3OF ((uint32_t)0x0800) /*!<Capture/Compare 3 Overcapture Flag */
7063 #define TIM_SR_CC4OF ((uint32_t)0x1000) /*!<Capture/Compare 4 Overcapture Flag */
7064
7065 /******************* Bit definition for TIM_EGR register ********************/
7066 #define TIM_EGR_UG ((uint32_t)0x01) /*!<Update Generation */
7067 #define TIM_EGR_CC1G ((uint32_t)0x02) /*!<Capture/Compare 1 Generation */
7068 #define TIM_EGR_CC2G ((uint32_t)0x04) /*!<Capture/Compare 2 Generation */
7069 #define TIM_EGR_CC3G ((uint32_t)0x08) /*!<Capture/Compare 3 Generation */
7070 #define TIM_EGR_CC4G ((uint32_t)0x10) /*!<Capture/Compare 4 Generation */
7071 #define TIM_EGR_COMG ((uint32_t)0x20) /*!<Capture/Compare Control Update Generation */
7072 #define TIM_EGR_TG ((uint32_t)0x40) /*!<Trigger Generation */
7073 #define TIM_EGR_BG ((uint32_t)0x80) /*!<Break Generation */
7074
7075 /****************** Bit definition for TIM_CCMR1 register *******************/
7076 #define TIM_CCMR1_CC1S ((uint32_t)0x0003) /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
7077 #define TIM_CCMR1_CC1S_0 ((uint32_t)0x0001) /*!<Bit 0 */
7078 #define TIM_CCMR1_CC1S_1 ((uint32_t)0x0002) /*!<Bit 1 */
7079
7080 #define TIM_CCMR1_OC1FE ((uint32_t)0x0004) /*!<Output Compare 1 Fast enable */
7081 #define TIM_CCMR1_OC1PE ((uint32_t)0x0008) /*!<Output Compare 1 Preload enable */
7082
7083 #define TIM_CCMR1_OC1M ((uint32_t)0x0070) /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
7084 #define TIM_CCMR1_OC1M_0 ((uint32_t)0x0010) /*!<Bit 0 */
7085 #define TIM_CCMR1_OC1M_1 ((uint32_t)0x0020) /*!<Bit 1 */
7086 #define TIM_CCMR1_OC1M_2 ((uint32_t)0x0040) /*!<Bit 2 */
7087
7088 #define TIM_CCMR1_OC1CE ((uint32_t)0x0080) /*!<Output Compare 1Clear Enable */
7089
7090 #define TIM_CCMR1_CC2S ((uint32_t)0x0300) /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
7091 #define TIM_CCMR1_CC2S_0 ((uint32_t)0x0100) /*!<Bit 0 */
7092 #define TIM_CCMR1_CC2S_1 ((uint32_t)0x0200) /*!<Bit 1 */
7093
7094 #define TIM_CCMR1_OC2FE ((uint32_t)0x0400) /*!<Output Compare 2 Fast enable */
7095 #define TIM_CCMR1_OC2PE ((uint32_t)0x0800) /*!<Output Compare 2 Preload enable */
7096
7097 #define TIM_CCMR1_OC2M ((uint32_t)0x7000) /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
7098 #define TIM_CCMR1_OC2M_0 ((uint32_t)0x1000) /*!<Bit 0 */
7099 #define TIM_CCMR1_OC2M_1 ((uint32_t)0x2000) /*!<Bit 1 */
7100 #define TIM_CCMR1_OC2M_2 ((uint32_t)0x4000) /*!<Bit 2 */
7101
7102 #define TIM_CCMR1_OC2CE ((uint32_t)0x8000) /*!<Output Compare 2 Clear Enable */
7103
7104 /*----------------------------------------------------------------------------*/
7105
7106 #define TIM_CCMR1_IC1PSC ((uint32_t)0x000C) /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
7107 #define TIM_CCMR1_IC1PSC_0 ((uint32_t)0x0004) /*!<Bit 0 */
7108 #define TIM_CCMR1_IC1PSC_1 ((uint32_t)0x0008) /*!<Bit 1 */
7109
7110 #define TIM_CCMR1_IC1F ((uint32_t)0x00F0) /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
7111 #define TIM_CCMR1_IC1F_0 ((uint32_t)0x0010) /*!<Bit 0 */
7112 #define TIM_CCMR1_IC1F_1 ((uint32_t)0x0020) /*!<Bit 1 */
7113 #define TIM_CCMR1_IC1F_2 ((uint32_t)0x0040) /*!<Bit 2 */
7114 #define TIM_CCMR1_IC1F_3 ((uint32_t)0x0080) /*!<Bit 3 */
7115
7116 #define TIM_CCMR1_IC2PSC ((uint32_t)0x0C00) /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
7117 #define TIM_CCMR1_IC2PSC_0 ((uint32_t)0x0400) /*!<Bit 0 */
7118 #define TIM_CCMR1_IC2PSC_1 ((uint32_t)0x0800) /*!<Bit 1 */
7119
7120 #define TIM_CCMR1_IC2F ((uint32_t)0xF000) /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
7121 #define TIM_CCMR1_IC2F_0 ((uint32_t)0x1000) /*!<Bit 0 */
7122 #define TIM_CCMR1_IC2F_1 ((uint32_t)0x2000) /*!<Bit 1 */
7123 #define TIM_CCMR1_IC2F_2 ((uint32_t)0x4000) /*!<Bit 2 */
7124 #define TIM_CCMR1_IC2F_3 ((uint32_t)0x8000) /*!<Bit 3 */
7125
7126 /****************** Bit definition for TIM_CCMR2 register *******************/
7127 #define TIM_CCMR2_CC3S ((uint32_t)0x0003) /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
7128 #define TIM_CCMR2_CC3S_0 ((uint32_t)0x0001) /*!<Bit 0 */
7129 #define TIM_CCMR2_CC3S_1 ((uint32_t)0x0002) /*!<Bit 1 */
7130
7131 #define TIM_CCMR2_OC3FE ((uint32_t)0x0004) /*!<Output Compare 3 Fast enable */
7132 #define TIM_CCMR2_OC3PE ((uint32_t)0x0008) /*!<Output Compare 3 Preload enable */
7133
7134 #define TIM_CCMR2_OC3M ((uint32_t)0x0070) /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
7135 #define TIM_CCMR2_OC3M_0 ((uint32_t)0x0010) /*!<Bit 0 */
7136 #define TIM_CCMR2_OC3M_1 ((uint32_t)0x0020) /*!<Bit 1 */
7137 #define TIM_CCMR2_OC3M_2 ((uint32_t)0x0040) /*!<Bit 2 */
7138
7139 #define TIM_CCMR2_OC3CE ((uint32_t)0x0080) /*!<Output Compare 3 Clear Enable */
7140
7141 #define TIM_CCMR2_CC4S ((uint32_t)0x0300) /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
7142 #define TIM_CCMR2_CC4S_0 ((uint32_t)0x0100) /*!<Bit 0 */
7143 #define TIM_CCMR2_CC4S_1 ((uint32_t)0x0200) /*!<Bit 1 */
7144
7145 #define TIM_CCMR2_OC4FE ((uint32_t)0x0400) /*!<Output Compare 4 Fast enable */
7146 #define TIM_CCMR2_OC4PE ((uint32_t)0x0800) /*!<Output Compare 4 Preload enable */
7147
7148 #define TIM_CCMR2_OC4M ((uint32_t)0x7000) /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
7149 #define TIM_CCMR2_OC4M_0 ((uint32_t)0x1000) /*!<Bit 0 */
7150 #define TIM_CCMR2_OC4M_1 ((uint32_t)0x2000) /*!<Bit 1 */
7151 #define TIM_CCMR2_OC4M_2 ((uint32_t)0x4000) /*!<Bit 2 */
7152
7153 #define TIM_CCMR2_OC4CE ((uint32_t)0x8000) /*!<Output Compare 4 Clear Enable */
7154
7155 /*----------------------------------------------------------------------------*/
7156
7157 #define TIM_CCMR2_IC3PSC ((uint32_t)0x000C) /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
7158 #define TIM_CCMR2_IC3PSC_0 ((uint32_t)0x0004) /*!<Bit 0 */
7159 #define TIM_CCMR2_IC3PSC_1 ((uint32_t)0x0008) /*!<Bit 1 */
7160
7161 #define TIM_CCMR2_IC3F ((uint32_t)0x00F0) /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
7162 #define TIM_CCMR2_IC3F_0 ((uint32_t)0x0010) /*!<Bit 0 */
7163 #define TIM_CCMR2_IC3F_1 ((uint32_t)0x0020) /*!<Bit 1 */
7164 #define TIM_CCMR2_IC3F_2 ((uint32_t)0x0040) /*!<Bit 2 */
7165 #define TIM_CCMR2_IC3F_3 ((uint32_t)0x0080) /*!<Bit 3 */
7166
7167 #define TIM_CCMR2_IC4PSC ((uint32_t)0x0C00) /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
7168 #define TIM_CCMR2_IC4PSC_0 ((uint32_t)0x0400) /*!<Bit 0 */
7169 #define TIM_CCMR2_IC4PSC_1 ((uint32_t)0x0800) /*!<Bit 1 */
7170
7171 #define TIM_CCMR2_IC4F ((uint32_t)0xF000) /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
7172 #define TIM_CCMR2_IC4F_0 ((uint32_t)0x1000) /*!<Bit 0 */
7173 #define TIM_CCMR2_IC4F_1 ((uint32_t)0x2000) /*!<Bit 1 */
7174 #define TIM_CCMR2_IC4F_2 ((uint32_t)0x4000) /*!<Bit 2 */
7175 #define TIM_CCMR2_IC4F_3 ((uint32_t)0x8000) /*!<Bit 3 */
7176
7177 /******************* Bit definition for TIM_CCER register *******************/
7178 #define TIM_CCER_CC1E ((uint32_t)0x0001) /*!<Capture/Compare 1 output enable */
7179 #define TIM_CCER_CC1P ((uint32_t)0x0002) /*!<Capture/Compare 1 output Polarity */
7180 #define TIM_CCER_CC1NE ((uint32_t)0x0004) /*!<Capture/Compare 1 Complementary output enable */
7181 #define TIM_CCER_CC1NP ((uint32_t)0x0008) /*!<Capture/Compare 1 Complementary output Polarity */
7182 #define TIM_CCER_CC2E ((uint32_t)0x0010) /*!<Capture/Compare 2 output enable */
7183 #define TIM_CCER_CC2P ((uint32_t)0x0020) /*!<Capture/Compare 2 output Polarity */
7184 #define TIM_CCER_CC2NE ((uint32_t)0x0040) /*!<Capture/Compare 2 Complementary output enable */
7185 #define TIM_CCER_CC2NP ((uint32_t)0x0080) /*!<Capture/Compare 2 Complementary output Polarity */
7186 #define TIM_CCER_CC3E ((uint32_t)0x0100) /*!<Capture/Compare 3 output enable */
7187 #define TIM_CCER_CC3P ((uint32_t)0x0200) /*!<Capture/Compare 3 output Polarity */
7188 #define TIM_CCER_CC3NE ((uint32_t)0x0400) /*!<Capture/Compare 3 Complementary output enable */
7189 #define TIM_CCER_CC3NP ((uint32_t)0x0800) /*!<Capture/Compare 3 Complementary output Polarity */
7190 #define TIM_CCER_CC4E ((uint32_t)0x1000) /*!<Capture/Compare 4 output enable */
7191 #define TIM_CCER_CC4P ((uint32_t)0x2000) /*!<Capture/Compare 4 output Polarity */
7192 #define TIM_CCER_CC4NP ((uint32_t)0x8000) /*!<Capture/Compare 4 Complementary output Polarity */
7193
7194 /******************* Bit definition for TIM_CNT register ********************/
7195 #define TIM_CNT_CNT ((uint32_t)0xFFFF) /*!<Counter Value */
7196
7197 /******************* Bit definition for TIM_PSC register ********************/
7198 #define TIM_PSC_PSC ((uint32_t)0xFFFF) /*!<Prescaler Value */
7199
7200 /******************* Bit definition for TIM_ARR register ********************/
7201 #define TIM_ARR_ARR ((uint32_t)0xFFFF) /*!<actual auto-reload Value */
7202
7203 /******************* Bit definition for TIM_RCR register ********************/
7204 #define TIM_RCR_REP ((uint32_t)0xFF) /*!<Repetition Counter Value */
7205
7206 /******************* Bit definition for TIM_CCR1 register *******************/
7207 #define TIM_CCR1_CCR1 ((uint32_t)0xFFFF) /*!<Capture/Compare 1 Value */
7208
7209 /******************* Bit definition for TIM_CCR2 register *******************/
7210 #define TIM_CCR2_CCR2 ((uint32_t)0xFFFF) /*!<Capture/Compare 2 Value */
7211
7212 /******************* Bit definition for TIM_CCR3 register *******************/
7213 #define TIM_CCR3_CCR3 ((uint32_t)0xFFFF) /*!<Capture/Compare 3 Value */
7214
7215 /******************* Bit definition for TIM_CCR4 register *******************/
7216 #define TIM_CCR4_CCR4 ((uint32_t)0xFFFF) /*!<Capture/Compare 4 Value */
7217
7218 /******************* Bit definition for TIM_BDTR register *******************/
7219 #define TIM_BDTR_DTG ((uint32_t)0x00FF) /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
7220 #define TIM_BDTR_DTG_0 ((uint32_t)0x0001) /*!<Bit 0 */
7221 #define TIM_BDTR_DTG_1 ((uint32_t)0x0002) /*!<Bit 1 */
7222 #define TIM_BDTR_DTG_2 ((uint32_t)0x0004) /*!<Bit 2 */
7223 #define TIM_BDTR_DTG_3 ((uint32_t)0x0008) /*!<Bit 3 */
7224 #define TIM_BDTR_DTG_4 ((uint32_t)0x0010) /*!<Bit 4 */
7225 #define TIM_BDTR_DTG_5 ((uint32_t)0x0020) /*!<Bit 5 */
7226 #define TIM_BDTR_DTG_6 ((uint32_t)0x0040) /*!<Bit 6 */
7227 #define TIM_BDTR_DTG_7 ((uint32_t)0x0080) /*!<Bit 7 */
7228
7229 #define TIM_BDTR_LOCK ((uint32_t)0x0300) /*!<LOCK[1:0] bits (Lock Configuration) */
7230 #define TIM_BDTR_LOCK_0 ((uint32_t)0x0100) /*!<Bit 0 */
7231 #define TIM_BDTR_LOCK_1 ((uint32_t)0x0200) /*!<Bit 1 */
7232
7233 #define TIM_BDTR_OSSI ((uint32_t)0x0400) /*!<Off-State Selection for Idle mode */
7234 #define TIM_BDTR_OSSR ((uint32_t)0x0800) /*!<Off-State Selection for Run mode */
7235 #define TIM_BDTR_BKE ((uint32_t)0x1000) /*!<Break enable */
7236 #define TIM_BDTR_BKP ((uint32_t)0x2000) /*!<Break Polarity */
7237 #define TIM_BDTR_AOE ((uint32_t)0x4000) /*!<Automatic Output enable */
7238 #define TIM_BDTR_MOE ((uint32_t)0x8000) /*!<Main Output enable */
7239
7240 /******************* Bit definition for TIM_DCR register ********************/
7241 #define TIM_DCR_DBA ((uint32_t)0x001F) /*!<DBA[4:0] bits (DMA Base Address) */
7242 #define TIM_DCR_DBA_0 ((uint32_t)0x0001) /*!<Bit 0 */
7243 #define TIM_DCR_DBA_1 ((uint32_t)0x0002) /*!<Bit 1 */
7244 #define TIM_DCR_DBA_2 ((uint32_t)0x0004) /*!<Bit 2 */
7245 #define TIM_DCR_DBA_3 ((uint32_t)0x0008) /*!<Bit 3 */
7246 #define TIM_DCR_DBA_4 ((uint32_t)0x0010) /*!<Bit 4 */
7247
7248 #define TIM_DCR_DBL ((uint32_t)0x1F00) /*!<DBL[4:0] bits (DMA Burst Length) */
7249 #define TIM_DCR_DBL_0 ((uint32_t)0x0100) /*!<Bit 0 */
7250 #define TIM_DCR_DBL_1 ((uint32_t)0x0200) /*!<Bit 1 */
7251 #define TIM_DCR_DBL_2 ((uint32_t)0x0400) /*!<Bit 2 */
7252 #define TIM_DCR_DBL_3 ((uint32_t)0x0800) /*!<Bit 3 */
7253 #define TIM_DCR_DBL_4 ((uint32_t)0x1000) /*!<Bit 4 */
7254
7255 /******************* Bit definition for TIM_DMAR register *******************/
7256 #define TIM_DMAR_DMAB ((uint32_t)0xFFFF) /*!<DMA register for burst accesses */
7257
7258 /******************* Bit definition for TIM_OR register *********************/
7259 #define TIM_OR_TI4_RMP ((uint32_t)0x00C0) /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap) */
7260 #define TIM_OR_TI4_RMP_0 ((uint32_t)0x0040) /*!<Bit 0 */
7261 #define TIM_OR_TI4_RMP_1 ((uint32_t)0x0080) /*!<Bit 1 */
7262 #define TIM_OR_ITR1_RMP ((uint32_t)0x0C00) /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */
7263 #define TIM_OR_ITR1_RMP_0 ((uint32_t)0x0400) /*!<Bit 0 */
7264 #define TIM_OR_ITR1_RMP_1 ((uint32_t)0x0800) /*!<Bit 1 */
7265
7266
7267 /******************************************************************************/
7268 /* */
7269 /* Universal Synchronous Asynchronous Receiver Transmitter */
7270 /* */
7271 /******************************************************************************/
7272 /******************* Bit definition for USART_SR register *******************/
7273 #define USART_SR_PE ((uint32_t)0x0001) /*!<Parity Error */
7274 #define USART_SR_FE ((uint32_t)0x0002) /*!<Framing Error */
7275 #define USART_SR_NE ((uint32_t)0x0004) /*!<Noise Error Flag */
7276 #define USART_SR_ORE ((uint32_t)0x0008) /*!<OverRun Error */
7277 #define USART_SR_IDLE ((uint32_t)0x0010) /*!<IDLE line detected */
7278 #define USART_SR_RXNE ((uint32_t)0x0020) /*!<Read Data Register Not Empty */
7279 #define USART_SR_TC ((uint32_t)0x0040) /*!<Transmission Complete */
7280 #define USART_SR_TXE ((uint32_t)0x0080) /*!<Transmit Data Register Empty */
7281 #define USART_SR_LBD ((uint32_t)0x0100) /*!<LIN Break Detection Flag */
7282 #define USART_SR_CTS ((uint32_t)0x0200) /*!<CTS Flag */
7283
7284 /******************* Bit definition for USART_DR register *******************/
7285 #define USART_DR_DR ((uint32_t)0x01FF) /*!<Data value */
7286
7287 /****************** Bit definition for USART_BRR register *******************/
7288 #define USART_BRR_DIV_Fraction ((uint32_t)0x000F) /*!<Fraction of USARTDIV */
7289 #define USART_BRR_DIV_Mantissa ((uint32_t)0xFFF0) /*!<Mantissa of USARTDIV */
7290
7291 /****************** Bit definition for USART_CR1 register *******************/
7292 #define USART_CR1_SBK ((uint32_t)0x0001) /*!<Send Break */
7293 #define USART_CR1_RWU ((uint32_t)0x0002) /*!<Receiver wakeup */
7294 #define USART_CR1_RE ((uint32_t)0x0004) /*!<Receiver Enable */
7295 #define USART_CR1_TE ((uint32_t)0x0008) /*!<Transmitter Enable */
7296 #define USART_CR1_IDLEIE ((uint32_t)0x0010) /*!<IDLE Interrupt Enable */
7297 #define USART_CR1_RXNEIE ((uint32_t)0x0020) /*!<RXNE Interrupt Enable */
7298 #define USART_CR1_TCIE ((uint32_t)0x0040) /*!<Transmission Complete Interrupt Enable */
7299 #define USART_CR1_TXEIE ((uint32_t)0x0080) /*!<PE Interrupt Enable */
7300 #define USART_CR1_PEIE ((uint32_t)0x0100) /*!<PE Interrupt Enable */
7301 #define USART_CR1_PS ((uint32_t)0x0200) /*!<Parity Selection */
7302 #define USART_CR1_PCE ((uint32_t)0x0400) /*!<Parity Control Enable */
7303 #define USART_CR1_WAKE ((uint32_t)0x0800) /*!<Wakeup method */
7304 #define USART_CR1_M ((uint32_t)0x1000) /*!<Word length */
7305 #define USART_CR1_UE ((uint32_t)0x2000) /*!<USART Enable */
7306 #define USART_CR1_OVER8 ((uint32_t)0x8000) /*!<USART Oversampling by 8 enable */
7307
7308 /****************** Bit definition for USART_CR2 register *******************/
7309 #define USART_CR2_ADD ((uint32_t)0x000F) /*!<Address of the USART node */
7310 #define USART_CR2_LBDL ((uint32_t)0x0020) /*!<LIN Break Detection Length */
7311 #define USART_CR2_LBDIE ((uint32_t)0x0040) /*!<LIN Break Detection Interrupt Enable */
7312 #define USART_CR2_LBCL ((uint32_t)0x0100) /*!<Last Bit Clock pulse */
7313 #define USART_CR2_CPHA ((uint32_t)0x0200) /*!<Clock Phase */
7314 #define USART_CR2_CPOL ((uint32_t)0x0400) /*!<Clock Polarity */
7315 #define USART_CR2_CLKEN ((uint32_t)0x0800) /*!<Clock Enable */
7316
7317 #define USART_CR2_STOP ((uint32_t)0x3000) /*!<STOP[1:0] bits (STOP bits) */
7318 #define USART_CR2_STOP_0 ((uint32_t)0x1000) /*!<Bit 0 */
7319 #define USART_CR2_STOP_1 ((uint32_t)0x2000) /*!<Bit 1 */
7320
7321 #define USART_CR2_LINEN ((uint32_t)0x4000) /*!<LIN mode enable */
7322
7323 /****************** Bit definition for USART_CR3 register *******************/
7324 #define USART_CR3_EIE ((uint32_t)0x0001) /*!<Error Interrupt Enable */
7325 #define USART_CR3_IREN ((uint32_t)0x0002) /*!<IrDA mode Enable */
7326 #define USART_CR3_IRLP ((uint32_t)0x0004) /*!<IrDA Low-Power */
7327 #define USART_CR3_HDSEL ((uint32_t)0x0008) /*!<Half-Duplex Selection */
7328 #define USART_CR3_NACK ((uint32_t)0x0010) /*!<Smartcard NACK enable */
7329 #define USART_CR3_SCEN ((uint32_t)0x0020) /*!<Smartcard mode enable */
7330 #define USART_CR3_DMAR ((uint32_t)0x0040) /*!<DMA Enable Receiver */
7331 #define USART_CR3_DMAT ((uint32_t)0x0080) /*!<DMA Enable Transmitter */
7332 #define USART_CR3_RTSE ((uint32_t)0x0100) /*!<RTS Enable */
7333 #define USART_CR3_CTSE ((uint32_t)0x0200) /*!<CTS Enable */
7334 #define USART_CR3_CTSIE ((uint32_t)0x0400) /*!<CTS Interrupt Enable */
7335 #define USART_CR3_ONEBIT ((uint32_t)0x0800) /*!<USART One bit method enable */
7336
7337 /****************** Bit definition for USART_GTPR register ******************/
7338 #define USART_GTPR_PSC ((uint32_t)0x00FF) /*!<PSC[7:0] bits (Prescaler value) */
7339 #define USART_GTPR_PSC_0 ((uint32_t)0x0001) /*!<Bit 0 */
7340 #define USART_GTPR_PSC_1 ((uint32_t)0x0002) /*!<Bit 1 */
7341 #define USART_GTPR_PSC_2 ((uint32_t)0x0004) /*!<Bit 2 */
7342 #define USART_GTPR_PSC_3 ((uint32_t)0x0008) /*!<Bit 3 */
7343 #define USART_GTPR_PSC_4 ((uint32_t)0x0010) /*!<Bit 4 */
7344 #define USART_GTPR_PSC_5 ((uint32_t)0x0020) /*!<Bit 5 */
7345 #define USART_GTPR_PSC_6 ((uint32_t)0x0040) /*!<Bit 6 */
7346 #define USART_GTPR_PSC_7 ((uint32_t)0x0080) /*!<Bit 7 */
7347
7348 #define USART_GTPR_GT ((uint32_t)0xFF00) /*!<Guard time value */
7349
7350 /******************************************************************************/
7351 /* */
7352 /* Window WATCHDOG */
7353 /* */
7354 /******************************************************************************/
7355 /******************* Bit definition for WWDG_CR register ********************/
7356 #define WWDG_CR_T ((uint32_t)0x7F) /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
7357 #define WWDG_CR_T0 ((uint32_t)0x01) /*!<Bit 0 */
7358 #define WWDG_CR_T1 ((uint32_t)0x02) /*!<Bit 1 */
7359 #define WWDG_CR_T2 ((uint32_t)0x04) /*!<Bit 2 */
7360 #define WWDG_CR_T3 ((uint32_t)0x08) /*!<Bit 3 */
7361 #define WWDG_CR_T4 ((uint32_t)0x10) /*!<Bit 4 */
7362 #define WWDG_CR_T5 ((uint32_t)0x20) /*!<Bit 5 */
7363 #define WWDG_CR_T6 ((uint32_t)0x40) /*!<Bit 6 */
7364
7365 #define WWDG_CR_WDGA ((uint32_t)0x80) /*!<Activation bit */
7366
7367 /******************* Bit definition for WWDG_CFR register *******************/
7368 #define WWDG_CFR_W ((uint32_t)0x007F) /*!<W[6:0] bits (7-bit window value) */
7369 #define WWDG_CFR_W0 ((uint32_t)0x0001) /*!<Bit 0 */
7370 #define WWDG_CFR_W1 ((uint32_t)0x0002) /*!<Bit 1 */
7371 #define WWDG_CFR_W2 ((uint32_t)0x0004) /*!<Bit 2 */
7372 #define WWDG_CFR_W3 ((uint32_t)0x0008) /*!<Bit 3 */
7373 #define WWDG_CFR_W4 ((uint32_t)0x0010) /*!<Bit 4 */
7374 #define WWDG_CFR_W5 ((uint32_t)0x0020) /*!<Bit 5 */
7375 #define WWDG_CFR_W6 ((uint32_t)0x0040) /*!<Bit 6 */
7376
7377 #define WWDG_CFR_WDGTB ((uint32_t)0x0180) /*!<WDGTB[1:0] bits (Timer Base) */
7378 #define WWDG_CFR_WDGTB0 ((uint32_t)0x0080) /*!<Bit 0 */
7379 #define WWDG_CFR_WDGTB1 ((uint32_t)0x0100) /*!<Bit 1 */
7380
7381 #define WWDG_CFR_EWI ((uint32_t)0x0200) /*!<Early Wakeup Interrupt */
7382
7383 /******************* Bit definition for WWDG_SR register ********************/
7384 #define WWDG_SR_EWIF ((uint32_t)0x01) /*!<Early Wakeup Interrupt Flag */
7385
7386
7387 /******************************************************************************/
7388 /* */
7389 /* DBG */
7390 /* */
7391 /******************************************************************************/
7392 /******************** Bit definition for DBGMCU_IDCODE register *************/
7393 #define DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF)
7394 #define DBGMCU_IDCODE_REV_ID ((uint32_t)0xFFFF0000)
7395
7396 /******************** Bit definition for DBGMCU_CR register *****************/
7397 #define DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001)
7398 #define DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002)
7399 #define DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004)
7400 #define DBGMCU_CR_TRACE_IOEN ((uint32_t)0x00000020)
7401
7402 #define DBGMCU_CR_TRACE_MODE ((uint32_t)0x000000C0)
7403 #define DBGMCU_CR_TRACE_MODE_0 ((uint32_t)0x00000040)/*!<Bit 0 */
7404 #define DBGMCU_CR_TRACE_MODE_1 ((uint32_t)0x00000080)/*!<Bit 1 */
7405
7406 /******************** Bit definition for DBGMCU_APB1_FZ register ************/
7407 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP ((uint32_t)0x00000001)
7408 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP ((uint32_t)0x00000002)
7409 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP ((uint32_t)0x00000004)
7410 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP ((uint32_t)0x00000008)
7411 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP ((uint32_t)0x00000010)
7412 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP ((uint32_t)0x00000020)
7413 #define DBGMCU_APB1_FZ_DBG_TIM12_STOP ((uint32_t)0x00000040)
7414 #define DBGMCU_APB1_FZ_DBG_TIM13_STOP ((uint32_t)0x00000080)
7415 #define DBGMCU_APB1_FZ_DBG_TIM14_STOP ((uint32_t)0x00000100)
7416 #define DBGMCU_APB1_FZ_DBG_RTC_STOP ((uint32_t)0x00000400)
7417 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP ((uint32_t)0x00000800)
7418 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP ((uint32_t)0x00001000)
7419 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00200000)
7420 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00400000)
7421 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT ((uint32_t)0x00800000)
7422 #define DBGMCU_APB1_FZ_DBG_CAN1_STOP ((uint32_t)0x02000000)
7423 #define DBGMCU_APB1_FZ_DBG_CAN2_STOP ((uint32_t)0x04000000)
7424 /* Old IWDGSTOP bit definition, maintained for legacy purpose */
7425 #define DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP
7426
7427 /******************** Bit definition for DBGMCU_APB2_FZ register ************/
7428 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP ((uint32_t)0x00000001)
7429 #define DBGMCU_APB2_FZ_DBG_TIM8_STOP ((uint32_t)0x00000002)
7430 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP ((uint32_t)0x00010000)
7431 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP ((uint32_t)0x00020000)
7432 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP ((uint32_t)0x00040000)
7433
7434 /******************************************************************************/
7435 /* */
7436 /* Ethernet MAC Registers bits definitions */
7437 /* */
7438 /******************************************************************************/
7439 /* Bit definition for Ethernet MAC Control Register register */
7440 #define ETH_MACCR_WD ((uint32_t)0x00800000) /* Watchdog disable */
7441 #define ETH_MACCR_JD ((uint32_t)0x00400000) /* Jabber disable */
7442 #define ETH_MACCR_IFG ((uint32_t)0x000E0000) /* Inter-frame gap */
7443 #define ETH_MACCR_IFG_96Bit ((uint32_t)0x00000000) /* Minimum IFG between frames during transmission is 96Bit */
7444 #define ETH_MACCR_IFG_88Bit ((uint32_t)0x00020000) /* Minimum IFG between frames during transmission is 88Bit */
7445 #define ETH_MACCR_IFG_80Bit ((uint32_t)0x00040000) /* Minimum IFG between frames during transmission is 80Bit */
7446 #define ETH_MACCR_IFG_72Bit ((uint32_t)0x00060000) /* Minimum IFG between frames during transmission is 72Bit */
7447 #define ETH_MACCR_IFG_64Bit ((uint32_t)0x00080000) /* Minimum IFG between frames during transmission is 64Bit */
7448 #define ETH_MACCR_IFG_56Bit ((uint32_t)0x000A0000) /* Minimum IFG between frames during transmission is 56Bit */
7449 #define ETH_MACCR_IFG_48Bit ((uint32_t)0x000C0000) /* Minimum IFG between frames during transmission is 48Bit */
7450 #define ETH_MACCR_IFG_40Bit ((uint32_t)0x000E0000) /* Minimum IFG between frames during transmission is 40Bit */
7451 #define ETH_MACCR_CSD ((uint32_t)0x00010000) /* Carrier sense disable (during transmission) */
7452 #define ETH_MACCR_FES ((uint32_t)0x00004000) /* Fast ethernet speed */
7453 #define ETH_MACCR_ROD ((uint32_t)0x00002000) /* Receive own disable */
7454 #define ETH_MACCR_LM ((uint32_t)0x00001000) /* loopback mode */
7455 #define ETH_MACCR_DM ((uint32_t)0x00000800) /* Duplex mode */
7456 #define ETH_MACCR_IPCO ((uint32_t)0x00000400) /* IP Checksum offload */
7457 #define ETH_MACCR_RD ((uint32_t)0x00000200) /* Retry disable */
7458 #define ETH_MACCR_APCS ((uint32_t)0x00000080) /* Automatic Pad/CRC stripping */
7459 #define ETH_MACCR_BL ((uint32_t)0x00000060) /* Back-off limit: random integer number (r) of slot time delays before rescheduling
7460 a transmission attempt during retries after a collision: 0 =< r <2^k */
7461 #define ETH_MACCR_BL_10 ((uint32_t)0x00000000) /* k = min (n, 10) */
7462 #define ETH_MACCR_BL_8 ((uint32_t)0x00000020) /* k = min (n, 8) */
7463 #define ETH_MACCR_BL_4 ((uint32_t)0x00000040) /* k = min (n, 4) */
7464 #define ETH_MACCR_BL_1 ((uint32_t)0x00000060) /* k = min (n, 1) */
7465 #define ETH_MACCR_DC ((uint32_t)0x00000010) /* Defferal check */
7466 #define ETH_MACCR_TE ((uint32_t)0x00000008) /* Transmitter enable */
7467 #define ETH_MACCR_RE ((uint32_t)0x00000004) /* Receiver enable */
7468
7469 /* Bit definition for Ethernet MAC Frame Filter Register */
7470 #define ETH_MACFFR_RA ((uint32_t)0x80000000) /* Receive all */
7471 #define ETH_MACFFR_HPF ((uint32_t)0x00000400) /* Hash or perfect filter */
7472 #define ETH_MACFFR_SAF ((uint32_t)0x00000200) /* Source address filter enable */
7473 #define ETH_MACFFR_SAIF ((uint32_t)0x00000100) /* SA inverse filtering */
7474 #define ETH_MACFFR_PCF ((uint32_t)0x000000C0) /* Pass control frames: 3 cases */
7475 #define ETH_MACFFR_PCF_BlockAll ((uint32_t)0x00000040) /* MAC filters all control frames from reaching the application */
7476 #define ETH_MACFFR_PCF_ForwardAll ((uint32_t)0x00000080) /* MAC forwards all control frames to application even if they fail the Address Filter */
7477 #define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x000000C0) /* MAC forwards control frames that pass the Address Filter. */
7478 #define ETH_MACFFR_BFD ((uint32_t)0x00000020) /* Broadcast frame disable */
7479 #define ETH_MACFFR_PAM ((uint32_t)0x00000010) /* Pass all mutlicast */
7480 #define ETH_MACFFR_DAIF ((uint32_t)0x00000008) /* DA Inverse filtering */
7481 #define ETH_MACFFR_HM ((uint32_t)0x00000004) /* Hash multicast */
7482 #define ETH_MACFFR_HU ((uint32_t)0x00000002) /* Hash unicast */
7483 #define ETH_MACFFR_PM ((uint32_t)0x00000001) /* Promiscuous mode */
7484
7485 /* Bit definition for Ethernet MAC Hash Table High Register */
7486 #define ETH_MACHTHR_HTH ((uint32_t)0xFFFFFFFF) /* Hash table high */
7487
7488 /* Bit definition for Ethernet MAC Hash Table Low Register */
7489 #define ETH_MACHTLR_HTL ((uint32_t)0xFFFFFFFF) /* Hash table low */
7490
7491 /* Bit definition for Ethernet MAC MII Address Register */
7492 #define ETH_MACMIIAR_PA ((uint32_t)0x0000F800) /* Physical layer address */
7493 #define ETH_MACMIIAR_MR ((uint32_t)0x000007C0) /* MII register in the selected PHY */
7494 #define ETH_MACMIIAR_CR ((uint32_t)0x0000001C) /* CR clock range: 6 cases */
7495 #define ETH_MACMIIAR_CR_Div42 ((uint32_t)0x00000000) /* HCLK:60-100 MHz; MDC clock= HCLK/42 */
7496 #define ETH_MACMIIAR_CR_Div62 ((uint32_t)0x00000004) /* HCLK:100-150 MHz; MDC clock= HCLK/62 */
7497 #define ETH_MACMIIAR_CR_Div16 ((uint32_t)0x00000008) /* HCLK:20-35 MHz; MDC clock= HCLK/16 */
7498 #define ETH_MACMIIAR_CR_Div26 ((uint32_t)0x0000000C) /* HCLK:35-60 MHz; MDC clock= HCLK/26 */
7499 #define ETH_MACMIIAR_CR_Div102 ((uint32_t)0x00000010) /* HCLK:150-168 MHz; MDC clock= HCLK/102 */
7500 #define ETH_MACMIIAR_MW ((uint32_t)0x00000002) /* MII write */
7501 #define ETH_MACMIIAR_MB ((uint32_t)0x00000001) /* MII busy */
7502
7503 /* Bit definition for Ethernet MAC MII Data Register */
7504 #define ETH_MACMIIDR_MD ((uint32_t)0x0000FFFF) /* MII data: read/write data from/to PHY */
7505
7506 /* Bit definition for Ethernet MAC Flow Control Register */
7507 #define ETH_MACFCR_PT ((uint32_t)0xFFFF0000) /* Pause time */
7508 #define ETH_MACFCR_ZQPD ((uint32_t)0x00000080) /* Zero-quanta pause disable */
7509 #define ETH_MACFCR_PLT ((uint32_t)0x00000030) /* Pause low threshold: 4 cases */
7510 #define ETH_MACFCR_PLT_Minus4 ((uint32_t)0x00000000) /* Pause time minus 4 slot times */
7511 #define ETH_MACFCR_PLT_Minus28 ((uint32_t)0x00000010) /* Pause time minus 28 slot times */
7512 #define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020) /* Pause time minus 144 slot times */
7513 #define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030) /* Pause time minus 256 slot times */
7514 #define ETH_MACFCR_UPFD ((uint32_t)0x00000008) /* Unicast pause frame detect */
7515 #define ETH_MACFCR_RFCE ((uint32_t)0x00000004) /* Receive flow control enable */
7516 #define ETH_MACFCR_TFCE ((uint32_t)0x00000002) /* Transmit flow control enable */
7517 #define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001) /* Flow control busy/backpressure activate */
7518
7519 /* Bit definition for Ethernet MAC VLAN Tag Register */
7520 #define ETH_MACVLANTR_VLANTC ((uint32_t)0x00010000) /* 12-bit VLAN tag comparison */
7521 #define ETH_MACVLANTR_VLANTI ((uint32_t)0x0000FFFF) /* VLAN tag identifier (for receive frames) */
7522
7523 /* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */
7524 #define ETH_MACRWUFFR_D ((uint32_t)0xFFFFFFFF) /* Wake-up frame filter register data */
7525 /* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.
7526 Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */
7527 /* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask
7528 Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask
7529 Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask
7530 Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask
7531 Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command -
7532 RSVD - Filter1 Command - RSVD - Filter0 Command
7533 Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset
7534 Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16
7535 Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */
7536
7537 /* Bit definition for Ethernet MAC PMT Control and Status Register */
7538 #define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000) /* Wake-Up Frame Filter Register Pointer Reset */
7539 #define ETH_MACPMTCSR_GU ((uint32_t)0x00000200) /* Global Unicast */
7540 #define ETH_MACPMTCSR_WFR ((uint32_t)0x00000040) /* Wake-Up Frame Received */
7541 #define ETH_MACPMTCSR_MPR ((uint32_t)0x00000020) /* Magic Packet Received */
7542 #define ETH_MACPMTCSR_WFE ((uint32_t)0x00000004) /* Wake-Up Frame Enable */
7543 #define ETH_MACPMTCSR_MPE ((uint32_t)0x00000002) /* Magic Packet Enable */
7544 #define ETH_MACPMTCSR_PD ((uint32_t)0x00000001) /* Power Down */
7545
7546 /* Bit definition for Ethernet MAC Status Register */
7547 #define ETH_MACSR_TSTS ((uint32_t)0x00000200) /* Time stamp trigger status */
7548 #define ETH_MACSR_MMCTS ((uint32_t)0x00000040) /* MMC transmit status */
7549 #define ETH_MACSR_MMMCRS ((uint32_t)0x00000020) /* MMC receive status */
7550 #define ETH_MACSR_MMCS ((uint32_t)0x00000010) /* MMC status */
7551 #define ETH_MACSR_PMTS ((uint32_t)0x00000008) /* PMT status */
7552
7553 /* Bit definition for Ethernet MAC Interrupt Mask Register */
7554 #define ETH_MACIMR_TSTIM ((uint32_t)0x00000200) /* Time stamp trigger interrupt mask */
7555 #define ETH_MACIMR_PMTIM ((uint32_t)0x00000008) /* PMT interrupt mask */
7556
7557 /* Bit definition for Ethernet MAC Address0 High Register */
7558 #define ETH_MACA0HR_MACA0H ((uint32_t)0x0000FFFF) /* MAC address0 high */
7559
7560 /* Bit definition for Ethernet MAC Address0 Low Register */
7561 #define ETH_MACA0LR_MACA0L ((uint32_t)0xFFFFFFFF) /* MAC address0 low */
7562
7563 /* Bit definition for Ethernet MAC Address1 High Register */
7564 #define ETH_MACA1HR_AE ((uint32_t)0x80000000) /* Address enable */
7565 #define ETH_MACA1HR_SA ((uint32_t)0x40000000) /* Source address */
7566 #define ETH_MACA1HR_MBC ((uint32_t)0x3F000000) /* Mask byte control: bits to mask for comparison of the MAC Address bytes */
7567 #define ETH_MACA1HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */
7568 #define ETH_MACA1HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */
7569 #define ETH_MACA1HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */
7570 #define ETH_MACA1HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */
7571 #define ETH_MACA1HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */
7572 #define ETH_MACA1HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [7:0] */
7573 #define ETH_MACA1HR_MACA1H ((uint32_t)0x0000FFFF) /* MAC address1 high */
7574
7575 /* Bit definition for Ethernet MAC Address1 Low Register */
7576 #define ETH_MACA1LR_MACA1L ((uint32_t)0xFFFFFFFF) /* MAC address1 low */
7577
7578 /* Bit definition for Ethernet MAC Address2 High Register */
7579 #define ETH_MACA2HR_AE ((uint32_t)0x80000000) /* Address enable */
7580 #define ETH_MACA2HR_SA ((uint32_t)0x40000000) /* Source address */
7581 #define ETH_MACA2HR_MBC ((uint32_t)0x3F000000) /* Mask byte control */
7582 #define ETH_MACA2HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */
7583 #define ETH_MACA2HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */
7584 #define ETH_MACA2HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */
7585 #define ETH_MACA2HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */
7586 #define ETH_MACA2HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */
7587 #define ETH_MACA2HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70] */
7588 #define ETH_MACA2HR_MACA2H ((uint32_t)0x0000FFFF) /* MAC address1 high */
7589
7590 /* Bit definition for Ethernet MAC Address2 Low Register */
7591 #define ETH_MACA2LR_MACA2L ((uint32_t)0xFFFFFFFF) /* MAC address2 low */
7592
7593 /* Bit definition for Ethernet MAC Address3 High Register */
7594 #define ETH_MACA3HR_AE ((uint32_t)0x80000000) /* Address enable */
7595 #define ETH_MACA3HR_SA ((uint32_t)0x40000000) /* Source address */
7596 #define ETH_MACA3HR_MBC ((uint32_t)0x3F000000) /* Mask byte control */
7597 #define ETH_MACA3HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */
7598 #define ETH_MACA3HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */
7599 #define ETH_MACA3HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */
7600 #define ETH_MACA3HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */
7601 #define ETH_MACA3HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */
7602 #define ETH_MACA3HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70] */
7603 #define ETH_MACA3HR_MACA3H ((uint32_t)0x0000FFFF) /* MAC address3 high */
7604
7605 /* Bit definition for Ethernet MAC Address3 Low Register */
7606 #define ETH_MACA3LR_MACA3L ((uint32_t)0xFFFFFFFF) /* MAC address3 low */
7607
7608 /******************************************************************************/
7609 /* Ethernet MMC Registers bits definition */
7610 /******************************************************************************/
7611
7612 /* Bit definition for Ethernet MMC Contol Register */
7613 #define ETH_MMCCR_MCFHP ((uint32_t)0x00000020) /* MMC counter Full-Half preset */
7614 #define ETH_MMCCR_MCP ((uint32_t)0x00000010) /* MMC counter preset */
7615 #define ETH_MMCCR_MCF ((uint32_t)0x00000008) /* MMC Counter Freeze */
7616 #define ETH_MMCCR_ROR ((uint32_t)0x00000004) /* Reset on Read */
7617 #define ETH_MMCCR_CSR ((uint32_t)0x00000002) /* Counter Stop Rollover */
7618 #define ETH_MMCCR_CR ((uint32_t)0x00000001) /* Counters Reset */
7619
7620 /* Bit definition for Ethernet MMC Receive Interrupt Register */
7621 #define ETH_MMCRIR_RGUFS ((uint32_t)0x00020000) /* Set when Rx good unicast frames counter reaches half the maximum value */
7622 #define ETH_MMCRIR_RFAES ((uint32_t)0x00000040) /* Set when Rx alignment error counter reaches half the maximum value */
7623 #define ETH_MMCRIR_RFCES ((uint32_t)0x00000020) /* Set when Rx crc error counter reaches half the maximum value */
7624
7625 /* Bit definition for Ethernet MMC Transmit Interrupt Register */
7626 #define ETH_MMCTIR_TGFS ((uint32_t)0x00200000) /* Set when Tx good frame count counter reaches half the maximum value */
7627 #define ETH_MMCTIR_TGFMSCS ((uint32_t)0x00008000) /* Set when Tx good multi col counter reaches half the maximum value */
7628 #define ETH_MMCTIR_TGFSCS ((uint32_t)0x00004000) /* Set when Tx good single col counter reaches half the maximum value */
7629
7630 /* Bit definition for Ethernet MMC Receive Interrupt Mask Register */
7631 #define ETH_MMCRIMR_RGUFM ((uint32_t)0x00020000) /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */
7632 #define ETH_MMCRIMR_RFAEM ((uint32_t)0x00000040) /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */
7633 #define ETH_MMCRIMR_RFCEM ((uint32_t)0x00000020) /* Mask the interrupt when Rx crc error counter reaches half the maximum value */
7634
7635 /* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */
7636 #define ETH_MMCTIMR_TGFM ((uint32_t)0x00200000) /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */
7637 #define ETH_MMCTIMR_TGFMSCM ((uint32_t)0x00008000) /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */
7638 #define ETH_MMCTIMR_TGFSCM ((uint32_t)0x00004000) /* Mask the interrupt when Tx good single col counter reaches half the maximum value */
7639
7640 /* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */
7641 #define ETH_MMCTGFSCCR_TGFSCC ((uint32_t)0xFFFFFFFF) /* Number of successfully transmitted frames after a single collision in Half-duplex mode. */
7642
7643 /* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */
7644 #define ETH_MMCTGFMSCCR_TGFMSCC ((uint32_t)0xFFFFFFFF) /* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */
7645
7646 /* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */
7647 #define ETH_MMCTGFCR_TGFC ((uint32_t)0xFFFFFFFF) /* Number of good frames transmitted. */
7648
7649 /* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */
7650 #define ETH_MMCRFCECR_RFCEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with CRC error. */
7651
7652 /* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */
7653 #define ETH_MMCRFAECR_RFAEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with alignment (dribble) error */
7654
7655 /* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */
7656 #define ETH_MMCRGUFCR_RGUFC ((uint32_t)0xFFFFFFFF) /* Number of good unicast frames received. */
7657
7658 /******************************************************************************/
7659 /* Ethernet PTP Registers bits definition */
7660 /******************************************************************************/
7661
7662 /* Bit definition for Ethernet PTP Time Stamp Contol Register */
7663 #define ETH_PTPTSCR_TSCNT ((uint32_t)0x00030000) /* Time stamp clock node type */
7664 #define ETH_PTPTSSR_TSSMRME ((uint32_t)0x00008000) /* Time stamp snapshot for message relevant to master enable */
7665 #define ETH_PTPTSSR_TSSEME ((uint32_t)0x00004000) /* Time stamp snapshot for event message enable */
7666 #define ETH_PTPTSSR_TSSIPV4FE ((uint32_t)0x00002000) /* Time stamp snapshot for IPv4 frames enable */
7667 #define ETH_PTPTSSR_TSSIPV6FE ((uint32_t)0x00001000) /* Time stamp snapshot for IPv6 frames enable */
7668 #define ETH_PTPTSSR_TSSPTPOEFE ((uint32_t)0x00000800) /* Time stamp snapshot for PTP over ethernet frames enable */
7669 #define ETH_PTPTSSR_TSPTPPSV2E ((uint32_t)0x00000400) /* Time stamp PTP packet snooping for version2 format enable */
7670 #define ETH_PTPTSSR_TSSSR ((uint32_t)0x00000200) /* Time stamp Sub-seconds rollover */
7671 #define ETH_PTPTSSR_TSSARFE ((uint32_t)0x00000100) /* Time stamp snapshot for all received frames enable */
7672
7673 #define ETH_PTPTSCR_TSARU ((uint32_t)0x00000020) /* Addend register update */
7674 #define ETH_PTPTSCR_TSITE ((uint32_t)0x00000010) /* Time stamp interrupt trigger enable */
7675 #define ETH_PTPTSCR_TSSTU ((uint32_t)0x00000008) /* Time stamp update */
7676 #define ETH_PTPTSCR_TSSTI ((uint32_t)0x00000004) /* Time stamp initialize */
7677 #define ETH_PTPTSCR_TSFCU ((uint32_t)0x00000002) /* Time stamp fine or coarse update */
7678 #define ETH_PTPTSCR_TSE ((uint32_t)0x00000001) /* Time stamp enable */
7679
7680 /* Bit definition for Ethernet PTP Sub-Second Increment Register */
7681 #define ETH_PTPSSIR_STSSI ((uint32_t)0x000000FF) /* System time Sub-second increment value */
7682
7683 /* Bit definition for Ethernet PTP Time Stamp High Register */
7684 #define ETH_PTPTSHR_STS ((uint32_t)0xFFFFFFFF) /* System Time second */
7685
7686 /* Bit definition for Ethernet PTP Time Stamp Low Register */
7687 #define ETH_PTPTSLR_STPNS ((uint32_t)0x80000000) /* System Time Positive or negative time */
7688 #define ETH_PTPTSLR_STSS ((uint32_t)0x7FFFFFFF) /* System Time sub-seconds */
7689
7690 /* Bit definition for Ethernet PTP Time Stamp High Update Register */
7691 #define ETH_PTPTSHUR_TSUS ((uint32_t)0xFFFFFFFF) /* Time stamp update seconds */
7692
7693 /* Bit definition for Ethernet PTP Time Stamp Low Update Register */
7694 #define ETH_PTPTSLUR_TSUPNS ((uint32_t)0x80000000) /* Time stamp update Positive or negative time */
7695 #define ETH_PTPTSLUR_TSUSS ((uint32_t)0x7FFFFFFF) /* Time stamp update sub-seconds */
7696
7697 /* Bit definition for Ethernet PTP Time Stamp Addend Register */
7698 #define ETH_PTPTSAR_TSA ((uint32_t)0xFFFFFFFF) /* Time stamp addend */
7699
7700 /* Bit definition for Ethernet PTP Target Time High Register */
7701 #define ETH_PTPTTHR_TTSH ((uint32_t)0xFFFFFFFF) /* Target time stamp high */
7702
7703 /* Bit definition for Ethernet PTP Target Time Low Register */
7704 #define ETH_PTPTTLR_TTSL ((uint32_t)0xFFFFFFFF) /* Target time stamp low */
7705
7706 /* Bit definition for Ethernet PTP Time Stamp Status Register */
7707 #define ETH_PTPTSSR_TSTTR ((uint32_t)0x00000020) /* Time stamp target time reached */
7708 #define ETH_PTPTSSR_TSSO ((uint32_t)0x00000010) /* Time stamp seconds overflow */
7709
7710 /******************************************************************************/
7711 /* Ethernet DMA Registers bits definition */
7712 /******************************************************************************/
7713
7714 /* Bit definition for Ethernet DMA Bus Mode Register */
7715 #define ETH_DMABMR_AAB ((uint32_t)0x02000000) /* Address-Aligned beats */
7716 #define ETH_DMABMR_FPM ((uint32_t)0x01000000) /* 4xPBL mode */
7717 #define ETH_DMABMR_USP ((uint32_t)0x00800000) /* Use separate PBL */
7718 #define ETH_DMABMR_RDP ((uint32_t)0x007E0000) /* RxDMA PBL */
7719 #define ETH_DMABMR_RDP_1Beat ((uint32_t)0x00020000) /* maximum number of beats to be transferred in one RxDMA transaction is 1 */
7720 #define ETH_DMABMR_RDP_2Beat ((uint32_t)0x00040000) /* maximum number of beats to be transferred in one RxDMA transaction is 2 */
7721 #define ETH_DMABMR_RDP_4Beat ((uint32_t)0x00080000) /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
7722 #define ETH_DMABMR_RDP_8Beat ((uint32_t)0x00100000) /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
7723 #define ETH_DMABMR_RDP_16Beat ((uint32_t)0x00200000) /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
7724 #define ETH_DMABMR_RDP_32Beat ((uint32_t)0x00400000) /* maximum number of beats to be transferred in one RxDMA transaction is 32 */
7725 #define ETH_DMABMR_RDP_4xPBL_4Beat ((uint32_t)0x01020000) /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
7726 #define ETH_DMABMR_RDP_4xPBL_8Beat ((uint32_t)0x01040000) /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
7727 #define ETH_DMABMR_RDP_4xPBL_16Beat ((uint32_t)0x01080000) /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
7728 #define ETH_DMABMR_RDP_4xPBL_32Beat ((uint32_t)0x01100000) /* maximum number of beats to be transferred in one RxDMA transaction is 32 */
7729 #define ETH_DMABMR_RDP_4xPBL_64Beat ((uint32_t)0x01200000) /* maximum number of beats to be transferred in one RxDMA transaction is 64 */
7730 #define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000) /* maximum number of beats to be transferred in one RxDMA transaction is 128 */
7731 #define ETH_DMABMR_FB ((uint32_t)0x00010000) /* Fixed Burst */
7732 #define ETH_DMABMR_RTPR ((uint32_t)0x0000C000) /* Rx Tx priority ratio */
7733 #define ETH_DMABMR_RTPR_1_1 ((uint32_t)0x00000000) /* Rx Tx priority ratio */
7734 #define ETH_DMABMR_RTPR_2_1 ((uint32_t)0x00004000) /* Rx Tx priority ratio */
7735 #define ETH_DMABMR_RTPR_3_1 ((uint32_t)0x00008000) /* Rx Tx priority ratio */
7736 #define ETH_DMABMR_RTPR_4_1 ((uint32_t)0x0000C000) /* Rx Tx priority ratio */
7737 #define ETH_DMABMR_PBL ((uint32_t)0x00003F00) /* Programmable burst length */
7738 #define ETH_DMABMR_PBL_1Beat ((uint32_t)0x00000100) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */
7739 #define ETH_DMABMR_PBL_2Beat ((uint32_t)0x00000200) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */
7740 #define ETH_DMABMR_PBL_4Beat ((uint32_t)0x00000400) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
7741 #define ETH_DMABMR_PBL_8Beat ((uint32_t)0x00000800) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
7742 #define ETH_DMABMR_PBL_16Beat ((uint32_t)0x00001000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
7743 #define ETH_DMABMR_PBL_32Beat ((uint32_t)0x00002000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
7744 #define ETH_DMABMR_PBL_4xPBL_4Beat ((uint32_t)0x01000100) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
7745 #define ETH_DMABMR_PBL_4xPBL_8Beat ((uint32_t)0x01000200) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
7746 #define ETH_DMABMR_PBL_4xPBL_16Beat ((uint32_t)0x01000400) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
7747 #define ETH_DMABMR_PBL_4xPBL_32Beat ((uint32_t)0x01000800) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
7748 #define ETH_DMABMR_PBL_4xPBL_64Beat ((uint32_t)0x01001000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */
7749 #define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */
7750 #define ETH_DMABMR_EDE ((uint32_t)0x00000080) /* Enhanced Descriptor Enable */
7751 #define ETH_DMABMR_DSL ((uint32_t)0x0000007C) /* Descriptor Skip Length */
7752 #define ETH_DMABMR_DA ((uint32_t)0x00000002) /* DMA arbitration scheme */
7753 #define ETH_DMABMR_SR ((uint32_t)0x00000001) /* Software reset */
7754
7755 /* Bit definition for Ethernet DMA Transmit Poll Demand Register */
7756 #define ETH_DMATPDR_TPD ((uint32_t)0xFFFFFFFF) /* Transmit poll demand */
7757
7758 /* Bit definition for Ethernet DMA Receive Poll Demand Register */
7759 #define ETH_DMARPDR_RPD ((uint32_t)0xFFFFFFFF) /* Receive poll demand */
7760
7761 /* Bit definition for Ethernet DMA Receive Descriptor List Address Register */
7762 #define ETH_DMARDLAR_SRL ((uint32_t)0xFFFFFFFF) /* Start of receive list */
7763
7764 /* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */
7765 #define ETH_DMATDLAR_STL ((uint32_t)0xFFFFFFFF) /* Start of transmit list */
7766
7767 /* Bit definition for Ethernet DMA Status Register */
7768 #define ETH_DMASR_TSTS ((uint32_t)0x20000000) /* Time-stamp trigger status */
7769 #define ETH_DMASR_PMTS ((uint32_t)0x10000000) /* PMT status */
7770 #define ETH_DMASR_MMCS ((uint32_t)0x08000000) /* MMC status */
7771 #define ETH_DMASR_EBS ((uint32_t)0x03800000) /* Error bits status */
7772 /* combination with EBS[2:0] for GetFlagStatus function */
7773 #define ETH_DMASR_EBS_DescAccess ((uint32_t)0x02000000) /* Error bits 0-data buffer, 1-desc. access */
7774 #define ETH_DMASR_EBS_ReadTransf ((uint32_t)0x01000000) /* Error bits 0-write trnsf, 1-read transfr */
7775 #define ETH_DMASR_EBS_DataTransfTx ((uint32_t)0x00800000) /* Error bits 0-Rx DMA, 1-Tx DMA */
7776 #define ETH_DMASR_TPS ((uint32_t)0x00700000) /* Transmit process state */
7777 #define ETH_DMASR_TPS_Stopped ((uint32_t)0x00000000) /* Stopped - Reset or Stop Tx Command issued */
7778 #define ETH_DMASR_TPS_Fetching ((uint32_t)0x00100000) /* Running - fetching the Tx descriptor */
7779 #define ETH_DMASR_TPS_Waiting ((uint32_t)0x00200000) /* Running - waiting for status */
7780 #define ETH_DMASR_TPS_Reading ((uint32_t)0x00300000) /* Running - reading the data from host memory */
7781 #define ETH_DMASR_TPS_Suspended ((uint32_t)0x00600000) /* Suspended - Tx Descriptor unavailabe */
7782 #define ETH_DMASR_TPS_Closing ((uint32_t)0x00700000) /* Running - closing Rx descriptor */
7783 #define ETH_DMASR_RPS ((uint32_t)0x000E0000) /* Receive process state */
7784 #define ETH_DMASR_RPS_Stopped ((uint32_t)0x00000000) /* Stopped - Reset or Stop Rx Command issued */
7785 #define ETH_DMASR_RPS_Fetching ((uint32_t)0x00020000) /* Running - fetching the Rx descriptor */
7786 #define ETH_DMASR_RPS_Waiting ((uint32_t)0x00060000) /* Running - waiting for packet */
7787 #define ETH_DMASR_RPS_Suspended ((uint32_t)0x00080000) /* Suspended - Rx Descriptor unavailable */
7788 #define ETH_DMASR_RPS_Closing ((uint32_t)0x000A0000) /* Running - closing descriptor */
7789 #define ETH_DMASR_RPS_Queuing ((uint32_t)0x000E0000) /* Running - queuing the recieve frame into host memory */
7790 #define ETH_DMASR_NIS ((uint32_t)0x00010000) /* Normal interrupt summary */
7791 #define ETH_DMASR_AIS ((uint32_t)0x00008000) /* Abnormal interrupt summary */
7792 #define ETH_DMASR_ERS ((uint32_t)0x00004000) /* Early receive status */
7793 #define ETH_DMASR_FBES ((uint32_t)0x00002000) /* Fatal bus error status */
7794 #define ETH_DMASR_ETS ((uint32_t)0x00000400) /* Early transmit status */
7795 #define ETH_DMASR_RWTS ((uint32_t)0x00000200) /* Receive watchdog timeout status */
7796 #define ETH_DMASR_RPSS ((uint32_t)0x00000100) /* Receive process stopped status */
7797 #define ETH_DMASR_RBUS ((uint32_t)0x00000080) /* Receive buffer unavailable status */
7798 #define ETH_DMASR_RS ((uint32_t)0x00000040) /* Receive status */
7799 #define ETH_DMASR_TUS ((uint32_t)0x00000020) /* Transmit underflow status */
7800 #define ETH_DMASR_ROS ((uint32_t)0x00000010) /* Receive overflow status */
7801 #define ETH_DMASR_TJTS ((uint32_t)0x00000008) /* Transmit jabber timeout status */
7802 #define ETH_DMASR_TBUS ((uint32_t)0x00000004) /* Transmit buffer unavailable status */
7803 #define ETH_DMASR_TPSS ((uint32_t)0x00000002) /* Transmit process stopped status */
7804 #define ETH_DMASR_TS ((uint32_t)0x00000001) /* Transmit status */
7805
7806 /* Bit definition for Ethernet DMA Operation Mode Register */
7807 #define ETH_DMAOMR_DTCEFD ((uint32_t)0x04000000) /* Disable Dropping of TCP/IP checksum error frames */
7808 #define ETH_DMAOMR_RSF ((uint32_t)0x02000000) /* Receive store and forward */
7809 #define ETH_DMAOMR_DFRF ((uint32_t)0x01000000) /* Disable flushing of received frames */
7810 #define ETH_DMAOMR_TSF ((uint32_t)0x00200000) /* Transmit store and forward */
7811 #define ETH_DMAOMR_FTF ((uint32_t)0x00100000) /* Flush transmit FIFO */
7812 #define ETH_DMAOMR_TTC ((uint32_t)0x0001C000) /* Transmit threshold control */
7813 #define ETH_DMAOMR_TTC_64Bytes ((uint32_t)0x00000000) /* threshold level of the MTL Transmit FIFO is 64 Bytes */
7814 #define ETH_DMAOMR_TTC_128Bytes ((uint32_t)0x00004000) /* threshold level of the MTL Transmit FIFO is 128 Bytes */
7815 #define ETH_DMAOMR_TTC_192Bytes ((uint32_t)0x00008000) /* threshold level of the MTL Transmit FIFO is 192 Bytes */
7816 #define ETH_DMAOMR_TTC_256Bytes ((uint32_t)0x0000C000) /* threshold level of the MTL Transmit FIFO is 256 Bytes */
7817 #define ETH_DMAOMR_TTC_40Bytes ((uint32_t)0x00010000) /* threshold level of the MTL Transmit FIFO is 40 Bytes */
7818 #define ETH_DMAOMR_TTC_32Bytes ((uint32_t)0x00014000) /* threshold level of the MTL Transmit FIFO is 32 Bytes */
7819 #define ETH_DMAOMR_TTC_24Bytes ((uint32_t)0x00018000) /* threshold level of the MTL Transmit FIFO is 24 Bytes */
7820 #define ETH_DMAOMR_TTC_16Bytes ((uint32_t)0x0001C000) /* threshold level of the MTL Transmit FIFO is 16 Bytes */
7821 #define ETH_DMAOMR_ST ((uint32_t)0x00002000) /* Start/stop transmission command */
7822 #define ETH_DMAOMR_FEF ((uint32_t)0x00000080) /* Forward error frames */
7823 #define ETH_DMAOMR_FUGF ((uint32_t)0x00000040) /* Forward undersized good frames */
7824 #define ETH_DMAOMR_RTC ((uint32_t)0x00000018) /* receive threshold control */
7825 #define ETH_DMAOMR_RTC_64Bytes ((uint32_t)0x00000000) /* threshold level of the MTL Receive FIFO is 64 Bytes */
7826 #define ETH_DMAOMR_RTC_32Bytes ((uint32_t)0x00000008) /* threshold level of the MTL Receive FIFO is 32 Bytes */
7827 #define ETH_DMAOMR_RTC_96Bytes ((uint32_t)0x00000010) /* threshold level of the MTL Receive FIFO is 96 Bytes */
7828 #define ETH_DMAOMR_RTC_128Bytes ((uint32_t)0x00000018) /* threshold level of the MTL Receive FIFO is 128 Bytes */
7829 #define ETH_DMAOMR_OSF ((uint32_t)0x00000004) /* operate on second frame */
7830 #define ETH_DMAOMR_SR ((uint32_t)0x00000002) /* Start/stop receive */
7831
7832 /* Bit definition for Ethernet DMA Interrupt Enable Register */
7833 #define ETH_DMAIER_NISE ((uint32_t)0x00010000) /* Normal interrupt summary enable */
7834 #define ETH_DMAIER_AISE ((uint32_t)0x00008000) /* Abnormal interrupt summary enable */
7835 #define ETH_DMAIER_ERIE ((uint32_t)0x00004000) /* Early receive interrupt enable */
7836 #define ETH_DMAIER_FBEIE ((uint32_t)0x00002000) /* Fatal bus error interrupt enable */
7837 #define ETH_DMAIER_ETIE ((uint32_t)0x00000400) /* Early transmit interrupt enable */
7838 #define ETH_DMAIER_RWTIE ((uint32_t)0x00000200) /* Receive watchdog timeout interrupt enable */
7839 #define ETH_DMAIER_RPSIE ((uint32_t)0x00000100) /* Receive process stopped interrupt enable */
7840 #define ETH_DMAIER_RBUIE ((uint32_t)0x00000080) /* Receive buffer unavailable interrupt enable */
7841 #define ETH_DMAIER_RIE ((uint32_t)0x00000040) /* Receive interrupt enable */
7842 #define ETH_DMAIER_TUIE ((uint32_t)0x00000020) /* Transmit Underflow interrupt enable */
7843 #define ETH_DMAIER_ROIE ((uint32_t)0x00000010) /* Receive Overflow interrupt enable */
7844 #define ETH_DMAIER_TJTIE ((uint32_t)0x00000008) /* Transmit jabber timeout interrupt enable */
7845 #define ETH_DMAIER_TBUIE ((uint32_t)0x00000004) /* Transmit buffer unavailable interrupt enable */
7846 #define ETH_DMAIER_TPSIE ((uint32_t)0x00000002) /* Transmit process stopped interrupt enable */
7847 #define ETH_DMAIER_TIE ((uint32_t)0x00000001) /* Transmit interrupt enable */
7848
7849 /* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */
7850 #define ETH_DMAMFBOCR_OFOC ((uint32_t)0x10000000) /* Overflow bit for FIFO overflow counter */
7851 #define ETH_DMAMFBOCR_MFA ((uint32_t)0x0FFE0000) /* Number of frames missed by the application */
7852 #define ETH_DMAMFBOCR_OMFC ((uint32_t)0x00010000) /* Overflow bit for missed frame counter */
7853 #define ETH_DMAMFBOCR_MFC ((uint32_t)0x0000FFFF) /* Number of frames missed by the controller */
7854
7855 /* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */
7856 #define ETH_DMACHTDR_HTDAP ((uint32_t)0xFFFFFFFF) /* Host transmit descriptor address pointer */
7857
7858 /* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */
7859 #define ETH_DMACHRDR_HRDAP ((uint32_t)0xFFFFFFFF) /* Host receive descriptor address pointer */
7860
7861 /* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */
7862 #define ETH_DMACHTBAR_HTBAP ((uint32_t)0xFFFFFFFF) /* Host transmit buffer address pointer */
7863
7864 /* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */
7865 #define ETH_DMACHRBAR_HRBAP ((uint32_t)0xFFFFFFFF) /* Host receive buffer address pointer */
7866
7867 /******************************************************************************/
7868 /* */
7869 /* USB_OTG */
7870 /* */
7871 /******************************************************************************/
7872 /******************** Bit definition forUSB_OTG_GOTGCTL register ********************/
7873 #define USB_OTG_GOTGCTL_SRQSCS ((uint32_t)0x00000001) /*!< Session request success */
7874 #define USB_OTG_GOTGCTL_SRQ ((uint32_t)0x00000002) /*!< Session request */
7875 #define USB_OTG_GOTGCTL_HNGSCS ((uint32_t)0x00000100) /*!< Host negotiation success */
7876 #define USB_OTG_GOTGCTL_HNPRQ ((uint32_t)0x00000200) /*!< HNP request */
7877 #define USB_OTG_GOTGCTL_HSHNPEN ((uint32_t)0x00000400) /*!< Host set HNP enable */
7878 #define USB_OTG_GOTGCTL_DHNPEN ((uint32_t)0x00000800) /*!< Device HNP enabled */
7879 #define USB_OTG_GOTGCTL_CIDSTS ((uint32_t)0x00010000) /*!< Connector ID status */
7880 #define USB_OTG_GOTGCTL_DBCT ((uint32_t)0x00020000) /*!< Long/short debounce time */
7881 #define USB_OTG_GOTGCTL_ASVLD ((uint32_t)0x00040000) /*!< A-session valid */
7882 #define USB_OTG_GOTGCTL_BSVLD ((uint32_t)0x00080000) /*!< B-session valid */
7883
7884 /******************** Bit definition forUSB_OTG_HCFG register ********************/
7885
7886 #define USB_OTG_HCFG_FSLSPCS ((uint32_t)0x00000003) /*!< FS/LS PHY clock select */
7887 #define USB_OTG_HCFG_FSLSPCS_0 ((uint32_t)0x00000001) /*!<Bit 0 */
7888 #define USB_OTG_HCFG_FSLSPCS_1 ((uint32_t)0x00000002) /*!<Bit 1 */
7889 #define USB_OTG_HCFG_FSLSS ((uint32_t)0x00000004) /*!< FS- and LS-only support */
7890
7891 /******************** Bit definition forUSB_OTG_DCFG register ********************/
7892
7893 #define USB_OTG_DCFG_DSPD ((uint32_t)0x00000003) /*!< Device speed */
7894 #define USB_OTG_DCFG_DSPD_0 ((uint32_t)0x00000001) /*!<Bit 0 */
7895 #define USB_OTG_DCFG_DSPD_1 ((uint32_t)0x00000002) /*!<Bit 1 */
7896 #define USB_OTG_DCFG_NZLSOHSK ((uint32_t)0x00000004) /*!< Nonzero-length status OUT handshake */
7897
7898 #define USB_OTG_DCFG_DAD ((uint32_t)0x000007F0) /*!< Device address */
7899 #define USB_OTG_DCFG_DAD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
7900 #define USB_OTG_DCFG_DAD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
7901 #define USB_OTG_DCFG_DAD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
7902 #define USB_OTG_DCFG_DAD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
7903 #define USB_OTG_DCFG_DAD_4 ((uint32_t)0x00000100) /*!<Bit 4 */
7904 #define USB_OTG_DCFG_DAD_5 ((uint32_t)0x00000200) /*!<Bit 5 */
7905 #define USB_OTG_DCFG_DAD_6 ((uint32_t)0x00000400) /*!<Bit 6 */
7906
7907 #define USB_OTG_DCFG_PFIVL ((uint32_t)0x00001800) /*!< Periodic (micro)frame interval */
7908 #define USB_OTG_DCFG_PFIVL_0 ((uint32_t)0x00000800) /*!<Bit 0 */
7909 #define USB_OTG_DCFG_PFIVL_1 ((uint32_t)0x00001000) /*!<Bit 1 */
7910
7911 #define USB_OTG_DCFG_PERSCHIVL ((uint32_t)0x03000000) /*!< Periodic scheduling interval */
7912 #define USB_OTG_DCFG_PERSCHIVL_0 ((uint32_t)0x01000000) /*!<Bit 0 */
7913 #define USB_OTG_DCFG_PERSCHIVL_1 ((uint32_t)0x02000000) /*!<Bit 1 */
7914
7915 /******************** Bit definition forUSB_OTG_PCGCR register ********************/
7916 #define USB_OTG_PCGCR_STPPCLK ((uint32_t)0x00000001) /*!< Stop PHY clock */
7917 #define USB_OTG_PCGCR_GATEHCLK ((uint32_t)0x00000002) /*!< Gate HCLK */
7918 #define USB_OTG_PCGCR_PHYSUSP ((uint32_t)0x00000010) /*!< PHY suspended */
7919
7920 /******************** Bit definition forUSB_OTG_GOTGINT register ********************/
7921 #define USB_OTG_GOTGINT_SEDET ((uint32_t)0x00000004) /*!< Session end detected */
7922 #define USB_OTG_GOTGINT_SRSSCHG ((uint32_t)0x00000100) /*!< Session request success status change */
7923 #define USB_OTG_GOTGINT_HNSSCHG ((uint32_t)0x00000200) /*!< Host negotiation success status change */
7924 #define USB_OTG_GOTGINT_HNGDET ((uint32_t)0x00020000) /*!< Host negotiation detected */
7925 #define USB_OTG_GOTGINT_ADTOCHG ((uint32_t)0x00040000) /*!< A-device timeout change */
7926 #define USB_OTG_GOTGINT_DBCDNE ((uint32_t)0x00080000) /*!< Debounce done */
7927
7928 /******************** Bit definition forUSB_OTG_DCTL register ********************/
7929 #define USB_OTG_DCTL_RWUSIG ((uint32_t)0x00000001) /*!< Remote wakeup signaling */
7930 #define USB_OTG_DCTL_SDIS ((uint32_t)0x00000002) /*!< Soft disconnect */
7931 #define USB_OTG_DCTL_GINSTS ((uint32_t)0x00000004) /*!< Global IN NAK status */
7932 #define USB_OTG_DCTL_GONSTS ((uint32_t)0x00000008) /*!< Global OUT NAK status */
7933
7934 #define USB_OTG_DCTL_TCTL ((uint32_t)0x00000070) /*!< Test control */
7935 #define USB_OTG_DCTL_TCTL_0 ((uint32_t)0x00000010) /*!<Bit 0 */
7936 #define USB_OTG_DCTL_TCTL_1 ((uint32_t)0x00000020) /*!<Bit 1 */
7937 #define USB_OTG_DCTL_TCTL_2 ((uint32_t)0x00000040) /*!<Bit 2 */
7938 #define USB_OTG_DCTL_SGINAK ((uint32_t)0x00000080) /*!< Set global IN NAK */
7939 #define USB_OTG_DCTL_CGINAK ((uint32_t)0x00000100) /*!< Clear global IN NAK */
7940 #define USB_OTG_DCTL_SGONAK ((uint32_t)0x00000200) /*!< Set global OUT NAK */
7941 #define USB_OTG_DCTL_CGONAK ((uint32_t)0x00000400) /*!< Clear global OUT NAK */
7942 #define USB_OTG_DCTL_POPRGDNE ((uint32_t)0x00000800) /*!< Power-on programming done */
7943
7944 /******************** Bit definition forUSB_OTG_HFIR register ********************/
7945 #define USB_OTG_HFIR_FRIVL ((uint32_t)0x0000FFFF) /*!< Frame interval */
7946
7947 /******************** Bit definition forUSB_OTG_HFNUM register ********************/
7948 #define USB_OTG_HFNUM_FRNUM ((uint32_t)0x0000FFFF) /*!< Frame number */
7949 #define USB_OTG_HFNUM_FTREM ((uint32_t)0xFFFF0000) /*!< Frame time remaining */
7950
7951 /******************** Bit definition forUSB_OTG_DSTS register ********************/
7952 #define USB_OTG_DSTS_SUSPSTS ((uint32_t)0x00000001) /*!< Suspend status */
7953
7954 #define USB_OTG_DSTS_ENUMSPD ((uint32_t)0x00000006) /*!< Enumerated speed */
7955 #define USB_OTG_DSTS_ENUMSPD_0 ((uint32_t)0x00000002) /*!<Bit 0 */
7956 #define USB_OTG_DSTS_ENUMSPD_1 ((uint32_t)0x00000004) /*!<Bit 1 */
7957 #define USB_OTG_DSTS_EERR ((uint32_t)0x00000008) /*!< Erratic error */
7958 #define USB_OTG_DSTS_FNSOF ((uint32_t)0x003FFF00) /*!< Frame number of the received SOF */
7959
7960 /******************** Bit definition forUSB_OTG_GAHBCFG register ********************/
7961 #define USB_OTG_GAHBCFG_GINT ((uint32_t)0x00000001) /*!< Global interrupt mask */
7962
7963 #define USB_OTG_GAHBCFG_HBSTLEN ((uint32_t)0x0000001E) /*!< Burst length/type */
7964 #define USB_OTG_GAHBCFG_HBSTLEN_0 ((uint32_t)0x00000002) /*!<Bit 0 */
7965 #define USB_OTG_GAHBCFG_HBSTLEN_1 ((uint32_t)0x00000004) /*!<Bit 1 */
7966 #define USB_OTG_GAHBCFG_HBSTLEN_2 ((uint32_t)0x00000008) /*!<Bit 2 */
7967 #define USB_OTG_GAHBCFG_HBSTLEN_3 ((uint32_t)0x00000010) /*!<Bit 3 */
7968 #define USB_OTG_GAHBCFG_DMAEN ((uint32_t)0x00000020) /*!< DMA enable */
7969 #define USB_OTG_GAHBCFG_TXFELVL ((uint32_t)0x00000080) /*!< TxFIFO empty level */
7970 #define USB_OTG_GAHBCFG_PTXFELVL ((uint32_t)0x00000100) /*!< Periodic TxFIFO empty level */
7971
7972 /******************** Bit definition forUSB_OTG_GUSBCFG register ********************/
7973
7974 #define USB_OTG_GUSBCFG_TOCAL ((uint32_t)0x00000007) /*!< FS timeout calibration */
7975 #define USB_OTG_GUSBCFG_TOCAL_0 ((uint32_t)0x00000001) /*!<Bit 0 */
7976 #define USB_OTG_GUSBCFG_TOCAL_1 ((uint32_t)0x00000002) /*!<Bit 1 */
7977 #define USB_OTG_GUSBCFG_TOCAL_2 ((uint32_t)0x00000004) /*!<Bit 2 */
7978 #define USB_OTG_GUSBCFG_PHYSEL ((uint32_t)0x00000040) /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */
7979 #define USB_OTG_GUSBCFG_SRPCAP ((uint32_t)0x00000100) /*!< SRP-capable */
7980 #define USB_OTG_GUSBCFG_HNPCAP ((uint32_t)0x00000200) /*!< HNP-capable */
7981
7982 #define USB_OTG_GUSBCFG_TRDT ((uint32_t)0x00003C00) /*!< USB turnaround time */
7983 #define USB_OTG_GUSBCFG_TRDT_0 ((uint32_t)0x00000400) /*!<Bit 0 */
7984 #define USB_OTG_GUSBCFG_TRDT_1 ((uint32_t)0x00000800) /*!<Bit 1 */
7985 #define USB_OTG_GUSBCFG_TRDT_2 ((uint32_t)0x00001000) /*!<Bit 2 */
7986 #define USB_OTG_GUSBCFG_TRDT_3 ((uint32_t)0x00002000) /*!<Bit 3 */
7987 #define USB_OTG_GUSBCFG_PHYLPCS ((uint32_t)0x00008000) /*!< PHY Low-power clock select */
7988 #define USB_OTG_GUSBCFG_ULPIFSLS ((uint32_t)0x00020000) /*!< ULPI FS/LS select */
7989 #define USB_OTG_GUSBCFG_ULPIAR ((uint32_t)0x00040000) /*!< ULPI Auto-resume */
7990 #define USB_OTG_GUSBCFG_ULPICSM ((uint32_t)0x00080000) /*!< ULPI Clock SuspendM */
7991 #define USB_OTG_GUSBCFG_ULPIEVBUSD ((uint32_t)0x00100000) /*!< ULPI External VBUS Drive */
7992 #define USB_OTG_GUSBCFG_ULPIEVBUSI ((uint32_t)0x00200000) /*!< ULPI external VBUS indicator */
7993 #define USB_OTG_GUSBCFG_TSDPS ((uint32_t)0x00400000) /*!< TermSel DLine pulsing selection */
7994 #define USB_OTG_GUSBCFG_PCCI ((uint32_t)0x00800000) /*!< Indicator complement */
7995 #define USB_OTG_GUSBCFG_PTCI ((uint32_t)0x01000000) /*!< Indicator pass through */
7996 #define USB_OTG_GUSBCFG_ULPIIPD ((uint32_t)0x02000000) /*!< ULPI interface protect disable */
7997 #define USB_OTG_GUSBCFG_FHMOD ((uint32_t)0x20000000) /*!< Forced host mode */
7998 #define USB_OTG_GUSBCFG_FDMOD ((uint32_t)0x40000000) /*!< Forced peripheral mode */
7999 #define USB_OTG_GUSBCFG_CTXPKT ((uint32_t)0x80000000) /*!< Corrupt Tx packet */
8000
8001 /******************** Bit definition forUSB_OTG_GRSTCTL register ********************/
8002 #define USB_OTG_GRSTCTL_CSRST ((uint32_t)0x00000001) /*!< Core soft reset */
8003 #define USB_OTG_GRSTCTL_HSRST ((uint32_t)0x00000002) /*!< HCLK soft reset */
8004 #define USB_OTG_GRSTCTL_FCRST ((uint32_t)0x00000004) /*!< Host frame counter reset */
8005 #define USB_OTG_GRSTCTL_RXFFLSH ((uint32_t)0x00000010) /*!< RxFIFO flush */
8006 #define USB_OTG_GRSTCTL_TXFFLSH ((uint32_t)0x00000020) /*!< TxFIFO flush */
8007
8008 #define USB_OTG_GRSTCTL_TXFNUM ((uint32_t)0x000007C0) /*!< TxFIFO number */
8009 #define USB_OTG_GRSTCTL_TXFNUM_0 ((uint32_t)0x00000040) /*!<Bit 0 */
8010 #define USB_OTG_GRSTCTL_TXFNUM_1 ((uint32_t)0x00000080) /*!<Bit 1 */
8011 #define USB_OTG_GRSTCTL_TXFNUM_2 ((uint32_t)0x00000100) /*!<Bit 2 */
8012 #define USB_OTG_GRSTCTL_TXFNUM_3 ((uint32_t)0x00000200) /*!<Bit 3 */
8013 #define USB_OTG_GRSTCTL_TXFNUM_4 ((uint32_t)0x00000400) /*!<Bit 4 */
8014 #define USB_OTG_GRSTCTL_DMAREQ ((uint32_t)0x40000000) /*!< DMA request signal */
8015 #define USB_OTG_GRSTCTL_AHBIDL ((uint32_t)0x80000000) /*!< AHB master idle */
8016
8017 /******************** Bit definition forUSB_OTG_DIEPMSK register ********************/
8018 #define USB_OTG_DIEPMSK_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed interrupt mask */
8019 #define USB_OTG_DIEPMSK_EPDM ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt mask */
8020 #define USB_OTG_DIEPMSK_TOM ((uint32_t)0x00000008) /*!< Timeout condition mask (nonisochronous endpoints) */
8021 #define USB_OTG_DIEPMSK_ITTXFEMSK ((uint32_t)0x00000010) /*!< IN token received when TxFIFO empty mask */
8022 #define USB_OTG_DIEPMSK_INEPNMM ((uint32_t)0x00000020) /*!< IN token received with EP mismatch mask */
8023 #define USB_OTG_DIEPMSK_INEPNEM ((uint32_t)0x00000040) /*!< IN endpoint NAK effective mask */
8024 #define USB_OTG_DIEPMSK_TXFURM ((uint32_t)0x00000100) /*!< FIFO underrun mask */
8025 #define USB_OTG_DIEPMSK_BIM ((uint32_t)0x00000200) /*!< BNA interrupt mask */
8026
8027 /******************** Bit definition forUSB_OTG_HPTXSTS register ********************/
8028 #define USB_OTG_HPTXSTS_PTXFSAVL ((uint32_t)0x0000FFFF) /*!< Periodic transmit data FIFO space available */
8029
8030 #define USB_OTG_HPTXSTS_PTXQSAV ((uint32_t)0x00FF0000) /*!< Periodic transmit request queue space available */
8031 #define USB_OTG_HPTXSTS_PTXQSAV_0 ((uint32_t)0x00010000) /*!<Bit 0 */
8032 #define USB_OTG_HPTXSTS_PTXQSAV_1 ((uint32_t)0x00020000) /*!<Bit 1 */
8033 #define USB_OTG_HPTXSTS_PTXQSAV_2 ((uint32_t)0x00040000) /*!<Bit 2 */
8034 #define USB_OTG_HPTXSTS_PTXQSAV_3 ((uint32_t)0x00080000) /*!<Bit 3 */
8035 #define USB_OTG_HPTXSTS_PTXQSAV_4 ((uint32_t)0x00100000) /*!<Bit 4 */
8036 #define USB_OTG_HPTXSTS_PTXQSAV_5 ((uint32_t)0x00200000) /*!<Bit 5 */
8037 #define USB_OTG_HPTXSTS_PTXQSAV_6 ((uint32_t)0x00400000) /*!<Bit 6 */
8038 #define USB_OTG_HPTXSTS_PTXQSAV_7 ((uint32_t)0x00800000) /*!<Bit 7 */
8039
8040 #define USB_OTG_HPTXSTS_PTXQTOP ((uint32_t)0xFF000000) /*!< Top of the periodic transmit request queue */
8041 #define USB_OTG_HPTXSTS_PTXQTOP_0 ((uint32_t)0x01000000) /*!<Bit 0 */
8042 #define USB_OTG_HPTXSTS_PTXQTOP_1 ((uint32_t)0x02000000) /*!<Bit 1 */
8043 #define USB_OTG_HPTXSTS_PTXQTOP_2 ((uint32_t)0x04000000) /*!<Bit 2 */
8044 #define USB_OTG_HPTXSTS_PTXQTOP_3 ((uint32_t)0x08000000) /*!<Bit 3 */
8045 #define USB_OTG_HPTXSTS_PTXQTOP_4 ((uint32_t)0x10000000) /*!<Bit 4 */
8046 #define USB_OTG_HPTXSTS_PTXQTOP_5 ((uint32_t)0x20000000) /*!<Bit 5 */
8047 #define USB_OTG_HPTXSTS_PTXQTOP_6 ((uint32_t)0x40000000) /*!<Bit 6 */
8048 #define USB_OTG_HPTXSTS_PTXQTOP_7 ((uint32_t)0x80000000) /*!<Bit 7 */
8049
8050 /******************** Bit definition forUSB_OTG_HAINT register ********************/
8051 #define USB_OTG_HAINT_HAINT ((uint32_t)0x0000FFFF) /*!< Channel interrupts */
8052
8053 /******************** Bit definition forUSB_OTG_DOEPMSK register ********************/
8054 #define USB_OTG_DOEPMSK_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed interrupt mask */
8055 #define USB_OTG_DOEPMSK_EPDM ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt mask */
8056 #define USB_OTG_DOEPMSK_STUPM ((uint32_t)0x00000008) /*!< SETUP phase done mask */
8057 #define USB_OTG_DOEPMSK_OTEPDM ((uint32_t)0x00000010) /*!< OUT token received when endpoint disabled mask */
8058 #define USB_OTG_DOEPMSK_B2BSTUP ((uint32_t)0x00000040) /*!< Back-to-back SETUP packets received mask */
8059 #define USB_OTG_DOEPMSK_OPEM ((uint32_t)0x00000100) /*!< OUT packet error mask */
8060 #define USB_OTG_DOEPMSK_BOIM ((uint32_t)0x00000200) /*!< BNA interrupt mask */
8061
8062 /******************** Bit definition forUSB_OTG_GINTSTS register ********************/
8063 #define USB_OTG_GINTSTS_CMOD ((uint32_t)0x00000001) /*!< Current mode of operation */
8064 #define USB_OTG_GINTSTS_MMIS ((uint32_t)0x00000002) /*!< Mode mismatch interrupt */
8065 #define USB_OTG_GINTSTS_OTGINT ((uint32_t)0x00000004) /*!< OTG interrupt */
8066 #define USB_OTG_GINTSTS_SOF ((uint32_t)0x00000008) /*!< Start of frame */
8067 #define USB_OTG_GINTSTS_RXFLVL ((uint32_t)0x00000010) /*!< RxFIFO nonempty */
8068 #define USB_OTG_GINTSTS_NPTXFE ((uint32_t)0x00000020) /*!< Nonperiodic TxFIFO empty */
8069 #define USB_OTG_GINTSTS_GINAKEFF ((uint32_t)0x00000040) /*!< Global IN nonperiodic NAK effective */
8070 #define USB_OTG_GINTSTS_BOUTNAKEFF ((uint32_t)0x00000080) /*!< Global OUT NAK effective */
8071 #define USB_OTG_GINTSTS_ESUSP ((uint32_t)0x00000400) /*!< Early suspend */
8072 #define USB_OTG_GINTSTS_USBSUSP ((uint32_t)0x00000800) /*!< USB suspend */
8073 #define USB_OTG_GINTSTS_USBRST ((uint32_t)0x00001000) /*!< USB reset */
8074 #define USB_OTG_GINTSTS_ENUMDNE ((uint32_t)0x00002000) /*!< Enumeration done */
8075 #define USB_OTG_GINTSTS_ISOODRP ((uint32_t)0x00004000) /*!< Isochronous OUT packet dropped interrupt */
8076 #define USB_OTG_GINTSTS_EOPF ((uint32_t)0x00008000) /*!< End of periodic frame interrupt */
8077 #define USB_OTG_GINTSTS_IEPINT ((uint32_t)0x00040000) /*!< IN endpoint interrupt */
8078 #define USB_OTG_GINTSTS_OEPINT ((uint32_t)0x00080000) /*!< OUT endpoint interrupt */
8079 #define USB_OTG_GINTSTS_IISOIXFR ((uint32_t)0x00100000) /*!< Incomplete isochronous IN transfer */
8080 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT ((uint32_t)0x00200000) /*!< Incomplete periodic transfer */
8081 #define USB_OTG_GINTSTS_DATAFSUSP ((uint32_t)0x00400000) /*!< Data fetch suspended */
8082 #define USB_OTG_GINTSTS_HPRTINT ((uint32_t)0x01000000) /*!< Host port interrupt */
8083 #define USB_OTG_GINTSTS_HCINT ((uint32_t)0x02000000) /*!< Host channels interrupt */
8084 #define USB_OTG_GINTSTS_PTXFE ((uint32_t)0x04000000) /*!< Periodic TxFIFO empty */
8085 #define USB_OTG_GINTSTS_CIDSCHG ((uint32_t)0x10000000) /*!< Connector ID status change */
8086 #define USB_OTG_GINTSTS_DISCINT ((uint32_t)0x20000000) /*!< Disconnect detected interrupt */
8087 #define USB_OTG_GINTSTS_SRQINT ((uint32_t)0x40000000) /*!< Session request/new session detected interrupt */
8088 #define USB_OTG_GINTSTS_WKUINT ((uint32_t)0x80000000) /*!< Resume/remote wakeup detected interrupt */
8089
8090 /******************** Bit definition forUSB_OTG_GINTMSK register ********************/
8091 #define USB_OTG_GINTMSK_MMISM ((uint32_t)0x00000002) /*!< Mode mismatch interrupt mask */
8092 #define USB_OTG_GINTMSK_OTGINT ((uint32_t)0x00000004) /*!< OTG interrupt mask */
8093 #define USB_OTG_GINTMSK_SOFM ((uint32_t)0x00000008) /*!< Start of frame mask */
8094 #define USB_OTG_GINTMSK_RXFLVLM ((uint32_t)0x00000010) /*!< Receive FIFO nonempty mask */
8095 #define USB_OTG_GINTMSK_NPTXFEM ((uint32_t)0x00000020) /*!< Nonperiodic TxFIFO empty mask */
8096 #define USB_OTG_GINTMSK_GINAKEFFM ((uint32_t)0x00000040) /*!< Global nonperiodic IN NAK effective mask */
8097 #define USB_OTG_GINTMSK_GONAKEFFM ((uint32_t)0x00000080) /*!< Global OUT NAK effective mask */
8098 #define USB_OTG_GINTMSK_ESUSPM ((uint32_t)0x00000400) /*!< Early suspend mask */
8099 #define USB_OTG_GINTMSK_USBSUSPM ((uint32_t)0x00000800) /*!< USB suspend mask */
8100 #define USB_OTG_GINTMSK_USBRST ((uint32_t)0x00001000) /*!< USB reset mask */
8101 #define USB_OTG_GINTMSK_ENUMDNEM ((uint32_t)0x00002000) /*!< Enumeration done mask */
8102 #define USB_OTG_GINTMSK_ISOODRPM ((uint32_t)0x00004000) /*!< Isochronous OUT packet dropped interrupt mask */
8103 #define USB_OTG_GINTMSK_EOPFM ((uint32_t)0x00008000) /*!< End of periodic frame interrupt mask */
8104 #define USB_OTG_GINTMSK_EPMISM ((uint32_t)0x00020000) /*!< Endpoint mismatch interrupt mask */
8105 #define USB_OTG_GINTMSK_IEPINT ((uint32_t)0x00040000) /*!< IN endpoints interrupt mask */
8106 #define USB_OTG_GINTMSK_OEPINT ((uint32_t)0x00080000) /*!< OUT endpoints interrupt mask */
8107 #define USB_OTG_GINTMSK_IISOIXFRM ((uint32_t)0x00100000) /*!< Incomplete isochronous IN transfer mask */
8108 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM ((uint32_t)0x00200000) /*!< Incomplete periodic transfer mask */
8109 #define USB_OTG_GINTMSK_FSUSPM ((uint32_t)0x00400000) /*!< Data fetch suspended mask */
8110 #define USB_OTG_GINTMSK_PRTIM ((uint32_t)0x01000000) /*!< Host port interrupt mask */
8111 #define USB_OTG_GINTMSK_HCIM ((uint32_t)0x02000000) /*!< Host channels interrupt mask */
8112 #define USB_OTG_GINTMSK_PTXFEM ((uint32_t)0x04000000) /*!< Periodic TxFIFO empty mask */
8113 #define USB_OTG_GINTMSK_CIDSCHGM ((uint32_t)0x10000000) /*!< Connector ID status change mask */
8114 #define USB_OTG_GINTMSK_DISCINT ((uint32_t)0x20000000) /*!< Disconnect detected interrupt mask */
8115 #define USB_OTG_GINTMSK_SRQIM ((uint32_t)0x40000000) /*!< Session request/new session detected interrupt mask */
8116 #define USB_OTG_GINTMSK_WUIM ((uint32_t)0x80000000) /*!< Resume/remote wakeup detected interrupt mask */
8117
8118 /******************** Bit definition forUSB_OTG_DAINT register ********************/
8119 #define USB_OTG_DAINT_IEPINT ((uint32_t)0x0000FFFF) /*!< IN endpoint interrupt bits */
8120 #define USB_OTG_DAINT_OEPINT ((uint32_t)0xFFFF0000) /*!< OUT endpoint interrupt bits */
8121
8122 /******************** Bit definition forUSB_OTG_HAINTMSK register ********************/
8123 #define USB_OTG_HAINTMSK_HAINTM ((uint32_t)0x0000FFFF) /*!< Channel interrupt mask */
8124
8125 /******************** Bit definition for USB_OTG_GRXSTSP register ********************/
8126 #define USB_OTG_GRXSTSP_EPNUM ((uint32_t)0x0000000F) /*!< IN EP interrupt mask bits */
8127 #define USB_OTG_GRXSTSP_BCNT ((uint32_t)0x00007FF0) /*!< OUT EP interrupt mask bits */
8128 #define USB_OTG_GRXSTSP_DPID ((uint32_t)0x00018000) /*!< OUT EP interrupt mask bits */
8129 #define USB_OTG_GRXSTSP_PKTSTS ((uint32_t)0x001E0000) /*!< OUT EP interrupt mask bits */
8130
8131 /******************** Bit definition forUSB_OTG_DAINTMSK register ********************/
8132 #define USB_OTG_DAINTMSK_IEPM ((uint32_t)0x0000FFFF) /*!< IN EP interrupt mask bits */
8133 #define USB_OTG_DAINTMSK_OEPM ((uint32_t)0xFFFF0000) /*!< OUT EP interrupt mask bits */
8134
8135 /******************** Bit definition for OTG register ********************/
8136
8137 #define USB_OTG_CHNUM ((uint32_t)0x0000000F) /*!< Channel number */
8138 #define USB_OTG_CHNUM_0 ((uint32_t)0x00000001) /*!<Bit 0 */
8139 #define USB_OTG_CHNUM_1 ((uint32_t)0x00000002) /*!<Bit 1 */
8140 #define USB_OTG_CHNUM_2 ((uint32_t)0x00000004) /*!<Bit 2 */
8141 #define USB_OTG_CHNUM_3 ((uint32_t)0x00000008) /*!<Bit 3 */
8142 #define USB_OTG_BCNT ((uint32_t)0x00007FF0) /*!< Byte count */
8143
8144 #define USB_OTG_DPID ((uint32_t)0x00018000) /*!< Data PID */
8145 #define USB_OTG_DPID_0 ((uint32_t)0x00008000) /*!<Bit 0 */
8146 #define USB_OTG_DPID_1 ((uint32_t)0x00010000) /*!<Bit 1 */
8147
8148 #define USB_OTG_PKTSTS ((uint32_t)0x001E0000) /*!< Packet status */
8149 #define USB_OTG_PKTSTS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
8150 #define USB_OTG_PKTSTS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
8151 #define USB_OTG_PKTSTS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
8152 #define USB_OTG_PKTSTS_3 ((uint32_t)0x00100000) /*!<Bit 3 */
8153
8154 #define USB_OTG_EPNUM ((uint32_t)0x0000000F) /*!< Endpoint number */
8155 #define USB_OTG_EPNUM_0 ((uint32_t)0x00000001) /*!<Bit 0 */
8156 #define USB_OTG_EPNUM_1 ((uint32_t)0x00000002) /*!<Bit 1 */
8157 #define USB_OTG_EPNUM_2 ((uint32_t)0x00000004) /*!<Bit 2 */
8158 #define USB_OTG_EPNUM_3 ((uint32_t)0x00000008) /*!<Bit 3 */
8159
8160 #define USB_OTG_FRMNUM ((uint32_t)0x01E00000) /*!< Frame number */
8161 #define USB_OTG_FRMNUM_0 ((uint32_t)0x00200000) /*!<Bit 0 */
8162 #define USB_OTG_FRMNUM_1 ((uint32_t)0x00400000) /*!<Bit 1 */
8163 #define USB_OTG_FRMNUM_2 ((uint32_t)0x00800000) /*!<Bit 2 */
8164 #define USB_OTG_FRMNUM_3 ((uint32_t)0x01000000) /*!<Bit 3 */
8165
8166 /******************** Bit definition for OTG register ********************/
8167
8168 #define USB_OTG_CHNUM ((uint32_t)0x0000000F) /*!< Channel number */
8169 #define USB_OTG_CHNUM_0 ((uint32_t)0x00000001) /*!<Bit 0 */
8170 #define USB_OTG_CHNUM_1 ((uint32_t)0x00000002) /*!<Bit 1 */
8171 #define USB_OTG_CHNUM_2 ((uint32_t)0x00000004) /*!<Bit 2 */
8172 #define USB_OTG_CHNUM_3 ((uint32_t)0x00000008) /*!<Bit 3 */
8173 #define USB_OTG_BCNT ((uint32_t)0x00007FF0) /*!< Byte count */
8174
8175 #define USB_OTG_DPID ((uint32_t)0x00018000) /*!< Data PID */
8176 #define USB_OTG_DPID_0 ((uint32_t)0x00008000) /*!<Bit 0 */
8177 #define USB_OTG_DPID_1 ((uint32_t)0x00010000) /*!<Bit 1 */
8178
8179 #define USB_OTG_PKTSTS ((uint32_t)0x001E0000) /*!< Packet status */
8180 #define USB_OTG_PKTSTS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
8181 #define USB_OTG_PKTSTS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
8182 #define USB_OTG_PKTSTS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
8183 #define USB_OTG_PKTSTS_3 ((uint32_t)0x00100000) /*!<Bit 3 */
8184
8185 #define USB_OTG_EPNUM ((uint32_t)0x0000000F) /*!< Endpoint number */
8186 #define USB_OTG_EPNUM_0 ((uint32_t)0x00000001) /*!<Bit 0 */
8187 #define USB_OTG_EPNUM_1 ((uint32_t)0x00000002) /*!<Bit 1 */
8188 #define USB_OTG_EPNUM_2 ((uint32_t)0x00000004) /*!<Bit 2 */
8189 #define USB_OTG_EPNUM_3 ((uint32_t)0x00000008) /*!<Bit 3 */
8190
8191 #define USB_OTG_FRMNUM ((uint32_t)0x01E00000) /*!< Frame number */
8192 #define USB_OTG_FRMNUM_0 ((uint32_t)0x00200000) /*!<Bit 0 */
8193 #define USB_OTG_FRMNUM_1 ((uint32_t)0x00400000) /*!<Bit 1 */
8194 #define USB_OTG_FRMNUM_2 ((uint32_t)0x00800000) /*!<Bit 2 */
8195 #define USB_OTG_FRMNUM_3 ((uint32_t)0x01000000) /*!<Bit 3 */
8196
8197 /******************** Bit definition forUSB_OTG_GRXFSIZ register ********************/
8198 #define USB_OTG_GRXFSIZ_RXFD ((uint32_t)0x0000FFFF) /*!< RxFIFO depth */
8199
8200 /******************** Bit definition forUSB_OTG_DVBUSDIS register ********************/
8201 #define USB_OTG_DVBUSDIS_VBUSDT ((uint32_t)0x0000FFFF) /*!< Device VBUS discharge time */
8202
8203 /******************** Bit definition for OTG register ********************/
8204 #define USB_OTG_NPTXFSA ((uint32_t)0x0000FFFF) /*!< Nonperiodic transmit RAM start address */
8205 #define USB_OTG_NPTXFD ((uint32_t)0xFFFF0000) /*!< Nonperiodic TxFIFO depth */
8206 #define USB_OTG_TX0FSA ((uint32_t)0x0000FFFF) /*!< Endpoint 0 transmit RAM start address */
8207 #define USB_OTG_TX0FD ((uint32_t)0xFFFF0000) /*!< Endpoint 0 TxFIFO depth */
8208
8209 /******************** Bit definition forUSB_OTG_DVBUSPULSE register ********************/
8210 #define USB_OTG_DVBUSPULSE_DVBUSP ((uint32_t)0x00000FFF) /*!< Device VBUS pulsing time */
8211
8212 /******************** Bit definition forUSB_OTG_GNPTXSTS register ********************/
8213 #define USB_OTG_GNPTXSTS_NPTXFSAV ((uint32_t)0x0000FFFF) /*!< Nonperiodic TxFIFO space available */
8214
8215 #define USB_OTG_GNPTXSTS_NPTQXSAV ((uint32_t)0x00FF0000) /*!< Nonperiodic transmit request queue space available */
8216 #define USB_OTG_GNPTXSTS_NPTQXSAV_0 ((uint32_t)0x00010000) /*!<Bit 0 */
8217 #define USB_OTG_GNPTXSTS_NPTQXSAV_1 ((uint32_t)0x00020000) /*!<Bit 1 */
8218 #define USB_OTG_GNPTXSTS_NPTQXSAV_2 ((uint32_t)0x00040000) /*!<Bit 2 */
8219 #define USB_OTG_GNPTXSTS_NPTQXSAV_3 ((uint32_t)0x00080000) /*!<Bit 3 */
8220 #define USB_OTG_GNPTXSTS_NPTQXSAV_4 ((uint32_t)0x00100000) /*!<Bit 4 */
8221 #define USB_OTG_GNPTXSTS_NPTQXSAV_5 ((uint32_t)0x00200000) /*!<Bit 5 */
8222 #define USB_OTG_GNPTXSTS_NPTQXSAV_6 ((uint32_t)0x00400000) /*!<Bit 6 */
8223 #define USB_OTG_GNPTXSTS_NPTQXSAV_7 ((uint32_t)0x00800000) /*!<Bit 7 */
8224
8225 #define USB_OTG_GNPTXSTS_NPTXQTOP ((uint32_t)0x7F000000) /*!< Top of the nonperiodic transmit request queue */
8226 #define USB_OTG_GNPTXSTS_NPTXQTOP_0 ((uint32_t)0x01000000) /*!<Bit 0 */
8227 #define USB_OTG_GNPTXSTS_NPTXQTOP_1 ((uint32_t)0x02000000) /*!<Bit 1 */
8228 #define USB_OTG_GNPTXSTS_NPTXQTOP_2 ((uint32_t)0x04000000) /*!<Bit 2 */
8229 #define USB_OTG_GNPTXSTS_NPTXQTOP_3 ((uint32_t)0x08000000) /*!<Bit 3 */
8230 #define USB_OTG_GNPTXSTS_NPTXQTOP_4 ((uint32_t)0x10000000) /*!<Bit 4 */
8231 #define USB_OTG_GNPTXSTS_NPTXQTOP_5 ((uint32_t)0x20000000) /*!<Bit 5 */
8232 #define USB_OTG_GNPTXSTS_NPTXQTOP_6 ((uint32_t)0x40000000) /*!<Bit 6 */
8233
8234 /******************** Bit definition forUSB_OTG_DTHRCTL register ********************/
8235 #define USB_OTG_DTHRCTL_NONISOTHREN ((uint32_t)0x00000001) /*!< Nonisochronous IN endpoints threshold enable */
8236 #define USB_OTG_DTHRCTL_ISOTHREN ((uint32_t)0x00000002) /*!< ISO IN endpoint threshold enable */
8237
8238 #define USB_OTG_DTHRCTL_TXTHRLEN ((uint32_t)0x000007FC) /*!< Transmit threshold length */
8239 #define USB_OTG_DTHRCTL_TXTHRLEN_0 ((uint32_t)0x00000004) /*!<Bit 0 */
8240 #define USB_OTG_DTHRCTL_TXTHRLEN_1 ((uint32_t)0x00000008) /*!<Bit 1 */
8241 #define USB_OTG_DTHRCTL_TXTHRLEN_2 ((uint32_t)0x00000010) /*!<Bit 2 */
8242 #define USB_OTG_DTHRCTL_TXTHRLEN_3 ((uint32_t)0x00000020) /*!<Bit 3 */
8243 #define USB_OTG_DTHRCTL_TXTHRLEN_4 ((uint32_t)0x00000040) /*!<Bit 4 */
8244 #define USB_OTG_DTHRCTL_TXTHRLEN_5 ((uint32_t)0x00000080) /*!<Bit 5 */
8245 #define USB_OTG_DTHRCTL_TXTHRLEN_6 ((uint32_t)0x00000100) /*!<Bit 6 */
8246 #define USB_OTG_DTHRCTL_TXTHRLEN_7 ((uint32_t)0x00000200) /*!<Bit 7 */
8247 #define USB_OTG_DTHRCTL_TXTHRLEN_8 ((uint32_t)0x00000400) /*!<Bit 8 */
8248 #define USB_OTG_DTHRCTL_RXTHREN ((uint32_t)0x00010000) /*!< Receive threshold enable */
8249
8250 #define USB_OTG_DTHRCTL_RXTHRLEN ((uint32_t)0x03FE0000) /*!< Receive threshold length */
8251 #define USB_OTG_DTHRCTL_RXTHRLEN_0 ((uint32_t)0x00020000) /*!<Bit 0 */
8252 #define USB_OTG_DTHRCTL_RXTHRLEN_1 ((uint32_t)0x00040000) /*!<Bit 1 */
8253 #define USB_OTG_DTHRCTL_RXTHRLEN_2 ((uint32_t)0x00080000) /*!<Bit 2 */
8254 #define USB_OTG_DTHRCTL_RXTHRLEN_3 ((uint32_t)0x00100000) /*!<Bit 3 */
8255 #define USB_OTG_DTHRCTL_RXTHRLEN_4 ((uint32_t)0x00200000) /*!<Bit 4 */
8256 #define USB_OTG_DTHRCTL_RXTHRLEN_5 ((uint32_t)0x00400000) /*!<Bit 5 */
8257 #define USB_OTG_DTHRCTL_RXTHRLEN_6 ((uint32_t)0x00800000) /*!<Bit 6 */
8258 #define USB_OTG_DTHRCTL_RXTHRLEN_7 ((uint32_t)0x01000000) /*!<Bit 7 */
8259 #define USB_OTG_DTHRCTL_RXTHRLEN_8 ((uint32_t)0x02000000) /*!<Bit 8 */
8260 #define USB_OTG_DTHRCTL_ARPEN ((uint32_t)0x08000000) /*!< Arbiter parking enable */
8261
8262 /******************** Bit definition forUSB_OTG_DIEPEMPMSK register ********************/
8263 #define USB_OTG_DIEPEMPMSK_INEPTXFEM ((uint32_t)0x0000FFFF) /*!< IN EP Tx FIFO empty interrupt mask bits */
8264
8265 /******************** Bit definition forUSB_OTG_DEACHINT register ********************/
8266 #define USB_OTG_DEACHINT_IEP1INT ((uint32_t)0x00000002) /*!< IN endpoint 1interrupt bit */
8267 #define USB_OTG_DEACHINT_OEP1INT ((uint32_t)0x00020000) /*!< OUT endpoint 1 interrupt bit */
8268
8269 /******************** Bit definition forUSB_OTG_GCCFG register ********************/
8270 #define USB_OTG_GCCFG_PWRDWN ((uint32_t)0x00010000) /*!< Power down */
8271 #define USB_OTG_GCCFG_I2CPADEN ((uint32_t)0x00020000) /*!< Enable I2C bus connection for the external I2C PHY interface */
8272 #define USB_OTG_GCCFG_VBUSASEN ((uint32_t)0x00040000) /*!< Enable the VBUS sensing device */
8273 #define USB_OTG_GCCFG_VBUSBSEN ((uint32_t)0x00080000) /*!< Enable the VBUS sensing device */
8274 #define USB_OTG_GCCFG_SOFOUTEN ((uint32_t)0x00100000) /*!< SOF output enable */
8275 #define USB_OTG_GCCFG_NOVBUSSENS ((uint32_t)0x00200000) /*!< VBUS sensing disable option */
8276
8277 /******************** Bit definition forUSB_OTG_DEACHINTMSK register ********************/
8278 #define USB_OTG_DEACHINTMSK_IEP1INTM ((uint32_t)0x00000002) /*!< IN Endpoint 1 interrupt mask bit */
8279 #define USB_OTG_DEACHINTMSK_OEP1INTM ((uint32_t)0x00020000) /*!< OUT Endpoint 1 interrupt mask bit */
8280
8281 /******************** Bit definition forUSB_OTG_CID register ********************/
8282 #define USB_OTG_CID_PRODUCT_ID ((uint32_t)0xFFFFFFFF) /*!< Product ID field */
8283
8284 /******************** Bit definition forUSB_OTG_DIEPEACHMSK1 register ********************/
8285 #define USB_OTG_DIEPEACHMSK1_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed interrupt mask */
8286 #define USB_OTG_DIEPEACHMSK1_EPDM ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt mask */
8287 #define USB_OTG_DIEPEACHMSK1_TOM ((uint32_t)0x00000008) /*!< Timeout condition mask (nonisochronous endpoints) */
8288 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK ((uint32_t)0x00000010) /*!< IN token received when TxFIFO empty mask */
8289 #define USB_OTG_DIEPEACHMSK1_INEPNMM ((uint32_t)0x00000020) /*!< IN token received with EP mismatch mask */
8290 #define USB_OTG_DIEPEACHMSK1_INEPNEM ((uint32_t)0x00000040) /*!< IN endpoint NAK effective mask */
8291 #define USB_OTG_DIEPEACHMSK1_TXFURM ((uint32_t)0x00000100) /*!< FIFO underrun mask */
8292 #define USB_OTG_DIEPEACHMSK1_BIM ((uint32_t)0x00000200) /*!< BNA interrupt mask */
8293 #define USB_OTG_DIEPEACHMSK1_NAKM ((uint32_t)0x00002000) /*!< NAK interrupt mask */
8294
8295 /******************** Bit definition forUSB_OTG_HPRT register ********************/
8296 #define USB_OTG_HPRT_PCSTS ((uint32_t)0x00000001) /*!< Port connect status */
8297 #define USB_OTG_HPRT_PCDET ((uint32_t)0x00000002) /*!< Port connect detected */
8298 #define USB_OTG_HPRT_PENA ((uint32_t)0x00000004) /*!< Port enable */
8299 #define USB_OTG_HPRT_PENCHNG ((uint32_t)0x00000008) /*!< Port enable/disable change */
8300 #define USB_OTG_HPRT_POCA ((uint32_t)0x00000010) /*!< Port overcurrent active */
8301 #define USB_OTG_HPRT_POCCHNG ((uint32_t)0x00000020) /*!< Port overcurrent change */
8302 #define USB_OTG_HPRT_PRES ((uint32_t)0x00000040) /*!< Port resume */
8303 #define USB_OTG_HPRT_PSUSP ((uint32_t)0x00000080) /*!< Port suspend */
8304 #define USB_OTG_HPRT_PRST ((uint32_t)0x00000100) /*!< Port reset */
8305
8306 #define USB_OTG_HPRT_PLSTS ((uint32_t)0x00000C00) /*!< Port line status */
8307 #define USB_OTG_HPRT_PLSTS_0 ((uint32_t)0x00000400) /*!<Bit 0 */
8308 #define USB_OTG_HPRT_PLSTS_1 ((uint32_t)0x00000800) /*!<Bit 1 */
8309 #define USB_OTG_HPRT_PPWR ((uint32_t)0x00001000) /*!< Port power */
8310
8311 #define USB_OTG_HPRT_PTCTL ((uint32_t)0x0001E000) /*!< Port test control */
8312 #define USB_OTG_HPRT_PTCTL_0 ((uint32_t)0x00002000) /*!<Bit 0 */
8313 #define USB_OTG_HPRT_PTCTL_1 ((uint32_t)0x00004000) /*!<Bit 1 */
8314 #define USB_OTG_HPRT_PTCTL_2 ((uint32_t)0x00008000) /*!<Bit 2 */
8315 #define USB_OTG_HPRT_PTCTL_3 ((uint32_t)0x00010000) /*!<Bit 3 */
8316
8317 #define USB_OTG_HPRT_PSPD ((uint32_t)0x00060000) /*!< Port speed */
8318 #define USB_OTG_HPRT_PSPD_0 ((uint32_t)0x00020000) /*!<Bit 0 */
8319 #define USB_OTG_HPRT_PSPD_1 ((uint32_t)0x00040000) /*!<Bit 1 */
8320
8321 /******************** Bit definition forUSB_OTG_DOEPEACHMSK1 register ********************/
8322 #define USB_OTG_DOEPEACHMSK1_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed interrupt mask */
8323 #define USB_OTG_DOEPEACHMSK1_EPDM ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt mask */
8324 #define USB_OTG_DOEPEACHMSK1_TOM ((uint32_t)0x00000008) /*!< Timeout condition mask */
8325 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK ((uint32_t)0x00000010) /*!< IN token received when TxFIFO empty mask */
8326 #define USB_OTG_DOEPEACHMSK1_INEPNMM ((uint32_t)0x00000020) /*!< IN token received with EP mismatch mask */
8327 #define USB_OTG_DOEPEACHMSK1_INEPNEM ((uint32_t)0x00000040) /*!< IN endpoint NAK effective mask */
8328 #define USB_OTG_DOEPEACHMSK1_TXFURM ((uint32_t)0x00000100) /*!< OUT packet error mask */
8329 #define USB_OTG_DOEPEACHMSK1_BIM ((uint32_t)0x00000200) /*!< BNA interrupt mask */
8330 #define USB_OTG_DOEPEACHMSK1_BERRM ((uint32_t)0x00001000) /*!< Bubble error interrupt mask */
8331 #define USB_OTG_DOEPEACHMSK1_NAKM ((uint32_t)0x00002000) /*!< NAK interrupt mask */
8332 #define USB_OTG_DOEPEACHMSK1_NYETM ((uint32_t)0x00004000) /*!< NYET interrupt mask */
8333
8334 /******************** Bit definition forUSB_OTG_HPTXFSIZ register ********************/
8335 #define USB_OTG_HPTXFSIZ_PTXSA ((uint32_t)0x0000FFFF) /*!< Host periodic TxFIFO start address */
8336 #define USB_OTG_HPTXFSIZ_PTXFD ((uint32_t)0xFFFF0000) /*!< Host periodic TxFIFO depth */
8337
8338 /******************** Bit definition forUSB_OTG_DIEPCTL register ********************/
8339 #define USB_OTG_DIEPCTL_MPSIZ ((uint32_t)0x000007FF) /*!< Maximum packet size */
8340 #define USB_OTG_DIEPCTL_USBAEP ((uint32_t)0x00008000) /*!< USB active endpoint */
8341 #define USB_OTG_DIEPCTL_EONUM_DPID ((uint32_t)0x00010000) /*!< Even/odd frame */
8342 #define USB_OTG_DIEPCTL_NAKSTS ((uint32_t)0x00020000) /*!< NAK status */
8343
8344 #define USB_OTG_DIEPCTL_EPTYP ((uint32_t)0x000C0000) /*!< Endpoint type */
8345 #define USB_OTG_DIEPCTL_EPTYP_0 ((uint32_t)0x00040000) /*!<Bit 0 */
8346 #define USB_OTG_DIEPCTL_EPTYP_1 ((uint32_t)0x00080000) /*!<Bit 1 */
8347 #define USB_OTG_DIEPCTL_STALL ((uint32_t)0x00200000) /*!< STALL handshake */
8348
8349 #define USB_OTG_DIEPCTL_TXFNUM ((uint32_t)0x03C00000) /*!< TxFIFO number */
8350 #define USB_OTG_DIEPCTL_TXFNUM_0 ((uint32_t)0x00400000) /*!<Bit 0 */
8351 #define USB_OTG_DIEPCTL_TXFNUM_1 ((uint32_t)0x00800000) /*!<Bit 1 */
8352 #define USB_OTG_DIEPCTL_TXFNUM_2 ((uint32_t)0x01000000) /*!<Bit 2 */
8353 #define USB_OTG_DIEPCTL_TXFNUM_3 ((uint32_t)0x02000000) /*!<Bit 3 */
8354 #define USB_OTG_DIEPCTL_CNAK ((uint32_t)0x04000000) /*!< Clear NAK */
8355 #define USB_OTG_DIEPCTL_SNAK ((uint32_t)0x08000000) /*!< Set NAK */
8356 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM ((uint32_t)0x10000000) /*!< Set DATA0 PID */
8357 #define USB_OTG_DIEPCTL_SODDFRM ((uint32_t)0x20000000) /*!< Set odd frame */
8358 #define USB_OTG_DIEPCTL_EPDIS ((uint32_t)0x40000000) /*!< Endpoint disable */
8359 #define USB_OTG_DIEPCTL_EPENA ((uint32_t)0x80000000) /*!< Endpoint enable */
8360
8361 /******************** Bit definition forUSB_OTG_HCCHAR register ********************/
8362 #define USB_OTG_HCCHAR_MPSIZ ((uint32_t)0x000007FF) /*!< Maximum packet size */
8363
8364 #define USB_OTG_HCCHAR_EPNUM ((uint32_t)0x00007800) /*!< Endpoint number */
8365 #define USB_OTG_HCCHAR_EPNUM_0 ((uint32_t)0x00000800) /*!<Bit 0 */
8366 #define USB_OTG_HCCHAR_EPNUM_1 ((uint32_t)0x00001000) /*!<Bit 1 */
8367 #define USB_OTG_HCCHAR_EPNUM_2 ((uint32_t)0x00002000) /*!<Bit 2 */
8368 #define USB_OTG_HCCHAR_EPNUM_3 ((uint32_t)0x00004000) /*!<Bit 3 */
8369 #define USB_OTG_HCCHAR_EPDIR ((uint32_t)0x00008000) /*!< Endpoint direction */
8370 #define USB_OTG_HCCHAR_LSDEV ((uint32_t)0x00020000) /*!< Low-speed device */
8371
8372 #define USB_OTG_HCCHAR_EPTYP ((uint32_t)0x000C0000) /*!< Endpoint type */
8373 #define USB_OTG_HCCHAR_EPTYP_0 ((uint32_t)0x00040000) /*!<Bit 0 */
8374 #define USB_OTG_HCCHAR_EPTYP_1 ((uint32_t)0x00080000) /*!<Bit 1 */
8375
8376 #define USB_OTG_HCCHAR_MC ((uint32_t)0x00300000) /*!< Multi Count (MC) / Error Count (EC) */
8377 #define USB_OTG_HCCHAR_MC_0 ((uint32_t)0x00100000) /*!<Bit 0 */
8378 #define USB_OTG_HCCHAR_MC_1 ((uint32_t)0x00200000) /*!<Bit 1 */
8379
8380 #define USB_OTG_HCCHAR_DAD ((uint32_t)0x1FC00000) /*!< Device address */
8381 #define USB_OTG_HCCHAR_DAD_0 ((uint32_t)0x00400000) /*!<Bit 0 */
8382 #define USB_OTG_HCCHAR_DAD_1 ((uint32_t)0x00800000) /*!<Bit 1 */
8383 #define USB_OTG_HCCHAR_DAD_2 ((uint32_t)0x01000000) /*!<Bit 2 */
8384 #define USB_OTG_HCCHAR_DAD_3 ((uint32_t)0x02000000) /*!<Bit 3 */
8385 #define USB_OTG_HCCHAR_DAD_4 ((uint32_t)0x04000000) /*!<Bit 4 */
8386 #define USB_OTG_HCCHAR_DAD_5 ((uint32_t)0x08000000) /*!<Bit 5 */
8387 #define USB_OTG_HCCHAR_DAD_6 ((uint32_t)0x10000000) /*!<Bit 6 */
8388 #define USB_OTG_HCCHAR_ODDFRM ((uint32_t)0x20000000) /*!< Odd frame */
8389 #define USB_OTG_HCCHAR_CHDIS ((uint32_t)0x40000000) /*!< Channel disable */
8390 #define USB_OTG_HCCHAR_CHENA ((uint32_t)0x80000000) /*!< Channel enable */
8391
8392 /******************** Bit definition forUSB_OTG_HCSPLT register ********************/
8393
8394 #define USB_OTG_HCSPLT_PRTADDR ((uint32_t)0x0000007F) /*!< Port address */
8395 #define USB_OTG_HCSPLT_PRTADDR_0 ((uint32_t)0x00000001) /*!<Bit 0 */
8396 #define USB_OTG_HCSPLT_PRTADDR_1 ((uint32_t)0x00000002) /*!<Bit 1 */
8397 #define USB_OTG_HCSPLT_PRTADDR_2 ((uint32_t)0x00000004) /*!<Bit 2 */
8398 #define USB_OTG_HCSPLT_PRTADDR_3 ((uint32_t)0x00000008) /*!<Bit 3 */
8399 #define USB_OTG_HCSPLT_PRTADDR_4 ((uint32_t)0x00000010) /*!<Bit 4 */
8400 #define USB_OTG_HCSPLT_PRTADDR_5 ((uint32_t)0x00000020) /*!<Bit 5 */
8401 #define USB_OTG_HCSPLT_PRTADDR_6 ((uint32_t)0x00000040) /*!<Bit 6 */
8402
8403 #define USB_OTG_HCSPLT_HUBADDR ((uint32_t)0x00003F80) /*!< Hub address */
8404 #define USB_OTG_HCSPLT_HUBADDR_0 ((uint32_t)0x00000080) /*!<Bit 0 */
8405 #define USB_OTG_HCSPLT_HUBADDR_1 ((uint32_t)0x00000100) /*!<Bit 1 */
8406 #define USB_OTG_HCSPLT_HUBADDR_2 ((uint32_t)0x00000200) /*!<Bit 2 */
8407 #define USB_OTG_HCSPLT_HUBADDR_3 ((uint32_t)0x00000400) /*!<Bit 3 */
8408 #define USB_OTG_HCSPLT_HUBADDR_4 ((uint32_t)0x00000800) /*!<Bit 4 */
8409 #define USB_OTG_HCSPLT_HUBADDR_5 ((uint32_t)0x00001000) /*!<Bit 5 */
8410 #define USB_OTG_HCSPLT_HUBADDR_6 ((uint32_t)0x00002000) /*!<Bit 6 */
8411
8412 #define USB_OTG_HCSPLT_XACTPOS ((uint32_t)0x0000C000) /*!< XACTPOS */
8413 #define USB_OTG_HCSPLT_XACTPOS_0 ((uint32_t)0x00004000) /*!<Bit 0 */
8414 #define USB_OTG_HCSPLT_XACTPOS_1 ((uint32_t)0x00008000) /*!<Bit 1 */
8415 #define USB_OTG_HCSPLT_COMPLSPLT ((uint32_t)0x00010000) /*!< Do complete split */
8416 #define USB_OTG_HCSPLT_SPLITEN ((uint32_t)0x80000000) /*!< Split enable */
8417
8418 /******************** Bit definition forUSB_OTG_HCINT register ********************/
8419 #define USB_OTG_HCINT_XFRC ((uint32_t)0x00000001) /*!< Transfer completed */
8420 #define USB_OTG_HCINT_CHH ((uint32_t)0x00000002) /*!< Channel halted */
8421 #define USB_OTG_HCINT_AHBERR ((uint32_t)0x00000004) /*!< AHB error */
8422 #define USB_OTG_HCINT_STALL ((uint32_t)0x00000008) /*!< STALL response received interrupt */
8423 #define USB_OTG_HCINT_NAK ((uint32_t)0x00000010) /*!< NAK response received interrupt */
8424 #define USB_OTG_HCINT_ACK ((uint32_t)0x00000020) /*!< ACK response received/transmitted interrupt */
8425 #define USB_OTG_HCINT_NYET ((uint32_t)0x00000040) /*!< Response received interrupt */
8426 #define USB_OTG_HCINT_TXERR ((uint32_t)0x00000080) /*!< Transaction error */
8427 #define USB_OTG_HCINT_BBERR ((uint32_t)0x00000100) /*!< Babble error */
8428 #define USB_OTG_HCINT_FRMOR ((uint32_t)0x00000200) /*!< Frame overrun */
8429 #define USB_OTG_HCINT_DTERR ((uint32_t)0x00000400) /*!< Data toggle error */
8430
8431 /******************** Bit definition forUSB_OTG_DIEPINT register ********************/
8432 #define USB_OTG_DIEPINT_XFRC ((uint32_t)0x00000001) /*!< Transfer completed interrupt */
8433 #define USB_OTG_DIEPINT_EPDISD ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt */
8434 #define USB_OTG_DIEPINT_TOC ((uint32_t)0x00000008) /*!< Timeout condition */
8435 #define USB_OTG_DIEPINT_ITTXFE ((uint32_t)0x00000010) /*!< IN token received when TxFIFO is empty */
8436 #define USB_OTG_DIEPINT_INEPNE ((uint32_t)0x00000040) /*!< IN endpoint NAK effective */
8437 #define USB_OTG_DIEPINT_TXFE ((uint32_t)0x00000080) /*!< Transmit FIFO empty */
8438 #define USB_OTG_DIEPINT_TXFIFOUDRN ((uint32_t)0x00000100) /*!< Transmit Fifo Underrun */
8439 #define USB_OTG_DIEPINT_BNA ((uint32_t)0x00000200) /*!< Buffer not available interrupt */
8440 #define USB_OTG_DIEPINT_PKTDRPSTS ((uint32_t)0x00000800) /*!< Packet dropped status */
8441 #define USB_OTG_DIEPINT_BERR ((uint32_t)0x00001000) /*!< Babble error interrupt */
8442 #define USB_OTG_DIEPINT_NAK ((uint32_t)0x00002000) /*!< NAK interrupt */
8443
8444 /******************** Bit definition forUSB_OTG_HCINTMSK register ********************/
8445 #define USB_OTG_HCINTMSK_XFRCM ((uint32_t)0x00000001) /*!< Transfer completed mask */
8446 #define USB_OTG_HCINTMSK_CHHM ((uint32_t)0x00000002) /*!< Channel halted mask */
8447 #define USB_OTG_HCINTMSK_AHBERR ((uint32_t)0x00000004) /*!< AHB error */
8448 #define USB_OTG_HCINTMSK_STALLM ((uint32_t)0x00000008) /*!< STALL response received interrupt mask */
8449 #define USB_OTG_HCINTMSK_NAKM ((uint32_t)0x00000010) /*!< NAK response received interrupt mask */
8450 #define USB_OTG_HCINTMSK_ACKM ((uint32_t)0x00000020) /*!< ACK response received/transmitted interrupt mask */
8451 #define USB_OTG_HCINTMSK_NYET ((uint32_t)0x00000040) /*!< response received interrupt mask */
8452 #define USB_OTG_HCINTMSK_TXERRM ((uint32_t)0x00000080) /*!< Transaction error mask */
8453 #define USB_OTG_HCINTMSK_BBERRM ((uint32_t)0x00000100) /*!< Babble error mask */
8454 #define USB_OTG_HCINTMSK_FRMORM ((uint32_t)0x00000200) /*!< Frame overrun mask */
8455 #define USB_OTG_HCINTMSK_DTERRM ((uint32_t)0x00000400) /*!< Data toggle error mask */
8456
8457 /******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/
8458
8459 #define USB_OTG_DIEPTSIZ_XFRSIZ ((uint32_t)0x0007FFFF) /*!< Transfer size */
8460 #define USB_OTG_DIEPTSIZ_PKTCNT ((uint32_t)0x1FF80000) /*!< Packet count */
8461 #define USB_OTG_DIEPTSIZ_MULCNT ((uint32_t)0x60000000) /*!< Packet count */
8462 /******************** Bit definition forUSB_OTG_HCTSIZ register ********************/
8463 #define USB_OTG_HCTSIZ_XFRSIZ ((uint32_t)0x0007FFFF) /*!< Transfer size */
8464 #define USB_OTG_HCTSIZ_PKTCNT ((uint32_t)0x1FF80000) /*!< Packet count */
8465 #define USB_OTG_HCTSIZ_DOPING ((uint32_t)0x80000000) /*!< Do PING */
8466 #define USB_OTG_HCTSIZ_DPID ((uint32_t)0x60000000) /*!< Data PID */
8467 #define USB_OTG_HCTSIZ_DPID_0 ((uint32_t)0x20000000) /*!<Bit 0 */
8468 #define USB_OTG_HCTSIZ_DPID_1 ((uint32_t)0x40000000) /*!<Bit 1 */
8469
8470 /******************** Bit definition forUSB_OTG_DIEPDMA register ********************/
8471 #define USB_OTG_DIEPDMA_DMAADDR ((uint32_t)0xFFFFFFFF) /*!< DMA address */
8472
8473 /******************** Bit definition forUSB_OTG_HCDMA register ********************/
8474 #define USB_OTG_HCDMA_DMAADDR ((uint32_t)0xFFFFFFFF) /*!< DMA address */
8475
8476 /******************** Bit definition forUSB_OTG_DTXFSTS register ********************/
8477 #define USB_OTG_DTXFSTS_INEPTFSAV ((uint32_t)0x0000FFFF) /*!< IN endpoint TxFIFO space available */
8478
8479 /******************** Bit definition forUSB_OTG_DIEPTXF register ********************/
8480 #define USB_OTG_DIEPTXF_INEPTXSA ((uint32_t)0x0000FFFF) /*!< IN endpoint FIFOx transmit RAM start address */
8481 #define USB_OTG_DIEPTXF_INEPTXFD ((uint32_t)0xFFFF0000) /*!< IN endpoint TxFIFO depth */
8482
8483 /******************** Bit definition forUSB_OTG_DOEPCTL register ********************/
8484
8485 #define USB_OTG_DOEPCTL_MPSIZ ((uint32_t)0x000007FF) /*!< Maximum packet size */ /*!<Bit 1 */
8486 #define USB_OTG_DOEPCTL_USBAEP ((uint32_t)0x00008000) /*!< USB active endpoint */
8487 #define USB_OTG_DOEPCTL_NAKSTS ((uint32_t)0x00020000) /*!< NAK status */
8488 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM ((uint32_t)0x10000000) /*!< Set DATA0 PID */
8489 #define USB_OTG_DOEPCTL_SODDFRM ((uint32_t)0x20000000) /*!< Set odd frame */
8490 #define USB_OTG_DOEPCTL_EPTYP ((uint32_t)0x000C0000) /*!< Endpoint type */
8491 #define USB_OTG_DOEPCTL_EPTYP_0 ((uint32_t)0x00040000) /*!<Bit 0 */
8492 #define USB_OTG_DOEPCTL_EPTYP_1 ((uint32_t)0x00080000) /*!<Bit 1 */
8493 #define USB_OTG_DOEPCTL_SNPM ((uint32_t)0x00100000) /*!< Snoop mode */
8494 #define USB_OTG_DOEPCTL_STALL ((uint32_t)0x00200000) /*!< STALL handshake */
8495 #define USB_OTG_DOEPCTL_CNAK ((uint32_t)0x04000000) /*!< Clear NAK */
8496 #define USB_OTG_DOEPCTL_SNAK ((uint32_t)0x08000000) /*!< Set NAK */
8497 #define USB_OTG_DOEPCTL_EPDIS ((uint32_t)0x40000000) /*!< Endpoint disable */
8498 #define USB_OTG_DOEPCTL_EPENA ((uint32_t)0x80000000) /*!< Endpoint enable */
8499
8500 /******************** Bit definition forUSB_OTG_DOEPINT register ********************/
8501 #define USB_OTG_DOEPINT_XFRC ((uint32_t)0x00000001) /*!< Transfer completed interrupt */
8502 #define USB_OTG_DOEPINT_EPDISD ((uint32_t)0x00000002) /*!< Endpoint disabled interrupt */
8503 #define USB_OTG_DOEPINT_STUP ((uint32_t)0x00000008) /*!< SETUP phase done */
8504 #define USB_OTG_DOEPINT_OTEPDIS ((uint32_t)0x00000010) /*!< OUT token received when endpoint disabled */
8505 #define USB_OTG_DOEPINT_B2BSTUP ((uint32_t)0x00000040) /*!< Back-to-back SETUP packets received */
8506 #define USB_OTG_DOEPINT_NYET ((uint32_t)0x00004000) /*!< NYET interrupt */
8507
8508 /******************** Bit definition forUSB_OTG_DOEPTSIZ register ********************/
8509
8510 #define USB_OTG_DOEPTSIZ_XFRSIZ ((uint32_t)0x0007FFFF) /*!< Transfer size */
8511 #define USB_OTG_DOEPTSIZ_PKTCNT ((uint32_t)0x1FF80000) /*!< Packet count */
8512
8513 #define USB_OTG_DOEPTSIZ_STUPCNT ((uint32_t)0x60000000) /*!< SETUP packet count */
8514 #define USB_OTG_DOEPTSIZ_STUPCNT_0 ((uint32_t)0x20000000) /*!<Bit 0 */
8515 #define USB_OTG_DOEPTSIZ_STUPCNT_1 ((uint32_t)0x40000000) /*!<Bit 1 */
8516
8517 /******************** Bit definition for PCGCCTL register ********************/
8518 #define USB_OTG_PCGCCTL_STOPCLK ((uint32_t)0x00000001) /*!< SETUP packet count */
8519 #define USB_OTG_PCGCCTL_GATECLK ((uint32_t)0x00000002) /*!<Bit 0 */
8520 #define USB_OTG_PCGCCTL_PHYSUSP ((uint32_t)0x00000010) /*!<Bit 1 */
8521
8522
8523 /**
8524 * @}
8525 */
8526
8527 /**
8528 * @}
8529 */
8530
8531 /** @addtogroup Exported_macros
8532 * @{
8533 */
8534
8535 /******************************* ADC Instances ********************************/
8536 #define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
8537 ((INSTANCE) == ADC2) || \
8538 ((INSTANCE) == ADC3))
8539
8540 /******************************* CAN Instances ********************************/
8541 #define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \
8542 ((INSTANCE) == CAN2))
8543
8544 /******************************* CRC Instances ********************************/
8545 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
8546
8547 /******************************* DAC Instances ********************************/
8548 #define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC)
8549
8550 /******************************* DCMI Instances *******************************/
8551 #define IS_DCMI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DCMI)
8552
8553 /******************************* DMA2D Instances *******************************/
8554 #define IS_DMA2D_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMA2D)
8555
8556 /******************************** DMA Instances *******************************/
8557 #define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
8558 ((INSTANCE) == DMA1_Stream1) || \
8559 ((INSTANCE) == DMA1_Stream2) || \
8560 ((INSTANCE) == DMA1_Stream3) || \
8561 ((INSTANCE) == DMA1_Stream4) || \
8562 ((INSTANCE) == DMA1_Stream5) || \
8563 ((INSTANCE) == DMA1_Stream6) || \
8564 ((INSTANCE) == DMA1_Stream7) || \
8565 ((INSTANCE) == DMA2_Stream0) || \
8566 ((INSTANCE) == DMA2_Stream1) || \
8567 ((INSTANCE) == DMA2_Stream2) || \
8568 ((INSTANCE) == DMA2_Stream3) || \
8569 ((INSTANCE) == DMA2_Stream4) || \
8570 ((INSTANCE) == DMA2_Stream5) || \
8571 ((INSTANCE) == DMA2_Stream6) || \
8572 ((INSTANCE) == DMA2_Stream7))
8573
8574 /******************************* GPIO Instances *******************************/
8575 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
8576 ((INSTANCE) == GPIOB) || \
8577 ((INSTANCE) == GPIOC) || \
8578 ((INSTANCE) == GPIOD) || \
8579 ((INSTANCE) == GPIOE) || \
8580 ((INSTANCE) == GPIOF) || \
8581 ((INSTANCE) == GPIOG) || \
8582 ((INSTANCE) == GPIOH) || \
8583 ((INSTANCE) == GPIOI) || \
8584 ((INSTANCE) == GPIOJ) || \
8585 ((INSTANCE) == GPIOK))
8586
8587 /******************************** I2C Instances *******************************/
8588 #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
8589 ((INSTANCE) == I2C2) || \
8590 ((INSTANCE) == I2C3))
8591
8592 /******************************** I2S Instances *******************************/
8593 #define IS_I2S_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \
8594 ((INSTANCE) == SPI3))
8595
8596 /*************************** I2S Extended Instances ***************************/
8597 #define IS_I2S_INSTANCE_EXT(PERIPH) (((INSTANCE) == SPI2) || \
8598 ((INSTANCE) == SPI3) || \
8599 ((INSTANCE) == I2S2ext) || \
8600 ((INSTANCE) == I2S3ext))
8601
8602 /****************************** LTDC Instances ********************************/
8603 #define IS_LTDC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == LTDC)
8604
8605 /******************************* RNG Instances ********************************/
8606 #define IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG)
8607
8608 /****************************** RTC Instances *********************************/
8609 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
8610
8611 /******************************* SAI Instances ********************************/
8612 #define IS_SAI_BLOCK_PERIPH(PERIPH) (((PERIPH) == SAI1_Block_A) || \
8613 ((PERIPH) == SAI1_Block_B))
8614
8615 /******************************** SPI Instances *******************************/
8616 #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
8617 ((INSTANCE) == SPI2) || \
8618 ((INSTANCE) == SPI3) || \
8619 ((INSTANCE) == SPI4) || \
8620 ((INSTANCE) == SPI5) || \
8621 ((INSTANCE) == SPI6))
8622
8623 /*************************** SPI Extended Instances ***************************/
8624 #define IS_SPI_ALL_INSTANCE_EXT(INSTANCE) (((INSTANCE) == SPI1) || \
8625 ((INSTANCE) == SPI2) || \
8626 ((INSTANCE) == SPI3) || \
8627 ((INSTANCE) == SPI4) || \
8628 ((INSTANCE) == SPI5) || \
8629 ((INSTANCE) == SPI6) || \
8630 ((INSTANCE) == I2S2ext) || \
8631 ((INSTANCE) == I2S3ext))
8632
8633 /****************** TIM Instances : All supported instances *******************/
8634 #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8635 ((INSTANCE) == TIM2) || \
8636 ((INSTANCE) == TIM3) || \
8637 ((INSTANCE) == TIM4) || \
8638 ((INSTANCE) == TIM5) || \
8639 ((INSTANCE) == TIM6) || \
8640 ((INSTANCE) == TIM7) || \
8641 ((INSTANCE) == TIM8) || \
8642 ((INSTANCE) == TIM9) || \
8643 ((INSTANCE) == TIM10) || \
8644 ((INSTANCE) == TIM11) || \
8645 ((INSTANCE) == TIM12) || \
8646 ((INSTANCE) == TIM13) || \
8647 ((INSTANCE) == TIM14))
8648
8649 /************* TIM Instances : at least 1 capture/compare channel *************/
8650 #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8651 ((INSTANCE) == TIM2) || \
8652 ((INSTANCE) == TIM3) || \
8653 ((INSTANCE) == TIM4) || \
8654 ((INSTANCE) == TIM5) || \
8655 ((INSTANCE) == TIM8) || \
8656 ((INSTANCE) == TIM9) || \
8657 ((INSTANCE) == TIM10) || \
8658 ((INSTANCE) == TIM11) || \
8659 ((INSTANCE) == TIM12) || \
8660 ((INSTANCE) == TIM13) || \
8661 ((INSTANCE) == TIM14))
8662
8663 /************ TIM Instances : at least 2 capture/compare channels *************/
8664 #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8665 ((INSTANCE) == TIM2) || \
8666 ((INSTANCE) == TIM3) || \
8667 ((INSTANCE) == TIM4) || \
8668 ((INSTANCE) == TIM5) || \
8669 ((INSTANCE) == TIM8) || \
8670 ((INSTANCE) == TIM9) || \
8671 ((INSTANCE) == TIM12))
8672
8673 /************ TIM Instances : at least 3 capture/compare channels *************/
8674 #define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8675 ((INSTANCE) == TIM2) || \
8676 ((INSTANCE) == TIM3) || \
8677 ((INSTANCE) == TIM4) || \
8678 ((INSTANCE) == TIM5) || \
8679 ((INSTANCE) == TIM8))
8680
8681 /************ TIM Instances : at least 4 capture/compare channels *************/
8682 #define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8683 ((INSTANCE) == TIM2) || \
8684 ((INSTANCE) == TIM3) || \
8685 ((INSTANCE) == TIM4) || \
8686 ((INSTANCE) == TIM5) || \
8687 ((INSTANCE) == TIM8))
8688
8689 /******************** TIM Instances : Advanced-control timers *****************/
8690 #define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8691 ((INSTANCE) == TIM8))
8692
8693 /******************* TIM Instances : Timer input XOR function *****************/
8694 #define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8695 ((INSTANCE) == TIM2) || \
8696 ((INSTANCE) == TIM3) || \
8697 ((INSTANCE) == TIM4) || \
8698 ((INSTANCE) == TIM5) || \
8699 ((INSTANCE) == TIM8))
8700
8701 /****************** TIM Instances : DMA requests generation (UDE) *************/
8702 #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8703 ((INSTANCE) == TIM2) || \
8704 ((INSTANCE) == TIM3) || \
8705 ((INSTANCE) == TIM4) || \
8706 ((INSTANCE) == TIM5) || \
8707 ((INSTANCE) == TIM6) || \
8708 ((INSTANCE) == TIM7) || \
8709 ((INSTANCE) == TIM8))
8710
8711 /************ TIM Instances : DMA requests generation (CCxDE) *****************/
8712 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8713 ((INSTANCE) == TIM2) || \
8714 ((INSTANCE) == TIM3) || \
8715 ((INSTANCE) == TIM4) || \
8716 ((INSTANCE) == TIM5) || \
8717 ((INSTANCE) == TIM8))
8718
8719 /************ TIM Instances : DMA requests generation (COMDE) *****************/
8720 #define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8721 ((INSTANCE) == TIM2) || \
8722 ((INSTANCE) == TIM3) || \
8723 ((INSTANCE) == TIM4) || \
8724 ((INSTANCE) == TIM5) || \
8725 ((INSTANCE) == TIM8))
8726
8727 /******************** TIM Instances : DMA burst feature ***********************/
8728 #define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8729 ((INSTANCE) == TIM2) || \
8730 ((INSTANCE) == TIM3) || \
8731 ((INSTANCE) == TIM4) || \
8732 ((INSTANCE) == TIM5) || \
8733 ((INSTANCE) == TIM8))
8734
8735 /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
8736 #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8737 ((INSTANCE) == TIM2) || \
8738 ((INSTANCE) == TIM3) || \
8739 ((INSTANCE) == TIM4) || \
8740 ((INSTANCE) == TIM5) || \
8741 ((INSTANCE) == TIM6) || \
8742 ((INSTANCE) == TIM7) || \
8743 ((INSTANCE) == TIM8) || \
8744 ((INSTANCE) == TIM9) || \
8745 ((INSTANCE) == TIM12))
8746
8747 /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
8748 #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8749 ((INSTANCE) == TIM2) || \
8750 ((INSTANCE) == TIM3) || \
8751 ((INSTANCE) == TIM4) || \
8752 ((INSTANCE) == TIM5) || \
8753 ((INSTANCE) == TIM8) || \
8754 ((INSTANCE) == TIM9) || \
8755 ((INSTANCE) == TIM12))
8756
8757 /********************** TIM Instances : 32 bit Counter ************************/
8758 #define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \
8759 ((INSTANCE) == TIM5))
8760
8761 /***************** TIM Instances : external trigger input availabe ************/
8762 #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
8763 ((INSTANCE) == TIM2) || \
8764 ((INSTANCE) == TIM3) || \
8765 ((INSTANCE) == TIM4) || \
8766 ((INSTANCE) == TIM5) || \
8767 ((INSTANCE) == TIM8))
8768
8769 /****************** TIM Instances : remapping capability **********************/
8770 #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \
8771 ((INSTANCE) == TIM5) || \
8772 ((INSTANCE) == TIM11))
8773
8774 /******************* TIM Instances : output(s) available **********************/
8775 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
8776 ((((INSTANCE) == TIM1) && \
8777 (((CHANNEL) == TIM_CHANNEL_1) || \
8778 ((CHANNEL) == TIM_CHANNEL_2) || \
8779 ((CHANNEL) == TIM_CHANNEL_3) || \
8780 ((CHANNEL) == TIM_CHANNEL_4))) \
8781 || \
8782 (((INSTANCE) == TIM2) && \
8783 (((CHANNEL) == TIM_CHANNEL_1) || \
8784 ((CHANNEL) == TIM_CHANNEL_2) || \
8785 ((CHANNEL) == TIM_CHANNEL_3) || \
8786 ((CHANNEL) == TIM_CHANNEL_4))) \
8787 || \
8788 (((INSTANCE) == TIM3) && \
8789 (((CHANNEL) == TIM_CHANNEL_1) || \
8790 ((CHANNEL) == TIM_CHANNEL_2) || \
8791 ((CHANNEL) == TIM_CHANNEL_3) || \
8792 ((CHANNEL) == TIM_CHANNEL_4))) \
8793 || \
8794 (((INSTANCE) == TIM4) && \
8795 (((CHANNEL) == TIM_CHANNEL_1) || \
8796 ((CHANNEL) == TIM_CHANNEL_2) || \
8797 ((CHANNEL) == TIM_CHANNEL_3) || \
8798 ((CHANNEL) == TIM_CHANNEL_4))) \
8799 || \
8800 (((INSTANCE) == TIM5) && \
8801 (((CHANNEL) == TIM_CHANNEL_1) || \
8802 ((CHANNEL) == TIM_CHANNEL_2) || \
8803 ((CHANNEL) == TIM_CHANNEL_3) || \
8804 ((CHANNEL) == TIM_CHANNEL_4))) \
8805 || \
8806 (((INSTANCE) == TIM8) && \
8807 (((CHANNEL) == TIM_CHANNEL_1) || \
8808 ((CHANNEL) == TIM_CHANNEL_2) || \
8809 ((CHANNEL) == TIM_CHANNEL_3) || \
8810 ((CHANNEL) == TIM_CHANNEL_4))) \
8811 || \
8812 (((INSTANCE) == TIM9) && \
8813 (((CHANNEL) == TIM_CHANNEL_1) || \
8814 ((CHANNEL) == TIM_CHANNEL_2))) \
8815 || \
8816 (((INSTANCE) == TIM10) && \
8817 (((CHANNEL) == TIM_CHANNEL_1))) \
8818 || \
8819 (((INSTANCE) == TIM11) && \
8820 (((CHANNEL) == TIM_CHANNEL_1))) \
8821 || \
8822 (((INSTANCE) == TIM12) && \
8823 (((CHANNEL) == TIM_CHANNEL_1) || \
8824 ((CHANNEL) == TIM_CHANNEL_2))) \
8825 || \
8826 (((INSTANCE) == TIM13) && \
8827 (((CHANNEL) == TIM_CHANNEL_1))) \
8828 || \
8829 (((INSTANCE) == TIM14) && \
8830 (((CHANNEL) == TIM_CHANNEL_1))))
8831
8832 /************ TIM Instances : complementary output(s) available ***************/
8833 #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
8834 ((((INSTANCE) == TIM1) && \
8835 (((CHANNEL) == TIM_CHANNEL_1) || \
8836 ((CHANNEL) == TIM_CHANNEL_2) || \
8837 ((CHANNEL) == TIM_CHANNEL_3))) \
8838 || \
8839 (((INSTANCE) == TIM8) && \
8840 (((CHANNEL) == TIM_CHANNEL_1) || \
8841 ((CHANNEL) == TIM_CHANNEL_2) || \
8842 ((CHANNEL) == TIM_CHANNEL_3))))
8843
8844 /******************** USART Instances : Synchronous mode **********************/
8845 #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
8846 ((INSTANCE) == USART2) || \
8847 ((INSTANCE) == USART3) || \
8848 ((INSTANCE) == USART6))
8849
8850 /******************** UART Instances : Asynchronous mode **********************/
8851 #define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
8852 ((INSTANCE) == USART2) || \
8853 ((INSTANCE) == USART3) || \
8854 ((INSTANCE) == UART4) || \
8855 ((INSTANCE) == UART5) || \
8856 ((INSTANCE) == USART6) || \
8857 ((INSTANCE) == UART7) || \
8858 ((INSTANCE) == UART8))
8859
8860 /****************** UART Instances : Hardware Flow control ********************/
8861 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
8862 ((INSTANCE) == USART2) || \
8863 ((INSTANCE) == USART3) || \
8864 ((INSTANCE) == USART6))
8865
8866 /********************* UART Instances : Smard card mode ***********************/
8867 #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
8868 ((INSTANCE) == USART2) || \
8869 ((INSTANCE) == USART3) || \
8870 ((INSTANCE) == USART6))
8871
8872 /*********************** UART Instances : IRDA mode ***************************/
8873 #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
8874 ((INSTANCE) == USART2) || \
8875 ((INSTANCE) == USART3) || \
8876 ((INSTANCE) == UART4) || \
8877 ((INSTANCE) == UART5) || \
8878 ((INSTANCE) == USART6) || \
8879 ((INSTANCE) == UART7) || \
8880 ((INSTANCE) == UART8))
8881
8882 /****************************** IWDG Instances ********************************/
8883 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
8884
8885 /****************************** WWDG Instances ********************************/
8886 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
8887
8888 /******************************************************************************/
8889 /* For a painless codes migration between the STM32F4xx device product */
8890 /* lines, the aliases defined below are put in place to overcome the */
8891 /* differences in the interrupt handlers and IRQn definitions. */
8892 /* No need to update developed interrupt code when moving across */
8893 /* product lines within the same STM32F4 Family */
8894 /******************************************************************************/
8895
8896 /* Aliases for __IRQn */
8897 #define FSMC_IRQn FMC_IRQn
8898
8899 /* Aliases for __IRQHandler */
8900 #define FSMC_IRQHandler FMC_IRQHandler
8901
8902 /**
8903 * @}
8904 */
8905
8906 /**
8907 * @}
8908 */
8909
8910 /**
8911 * @}
8912 */
8913
8914 #ifdef __cplusplus
8915 }
8916 #endif /* __cplusplus */
8917
8918 #endif /* __STM32F429xx_H */
8919
8920
8921
8922 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
custom keymap for my minivan; forked from http://github.com/evangs/tmk_keyboard
Imprint / Impressum