]> git.gir.st - tmk_keyboard.git/blob - tool/mbed/mbed-sdk/libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32F4/TARGET_UBLOX_C029/TOOLCHAIN_ARM_MICRO/startup_stm32f439xx.s
Squashed 'tmk_core/' changes from 7967731..b9e0ea0
[tmk_keyboard.git] / tool / mbed / mbed-sdk / libraries / mbed / targets / cmsis / TARGET_STM / TARGET_STM32F4 / TARGET_UBLOX_C029 / TOOLCHAIN_ARM_MICRO / startup_stm32f439xx.s
1 ;******************** (C) COPYRIGHT 2014 STMicroelectronics ********************
2 ;* File Name : startup_stm32f439xx.s
3 ;* Author : MCD Application Team
4 ;* Version : V2.1.0
5 ;* Date : 19-June-2014
6 ;* Description : STM32F439x devices vector table for MDK-ARM toolchain.
7 ;* This module performs:
8 ;* - Set the initial SP
9 ;* - Set the initial PC == Reset_Handler
10 ;* - Set the vector table entries with the exceptions ISR address
11 ;* - Branches to __main in the C library (which eventually
12 ;* calls main()).
13 ;* After Reset the CortexM4 processor is in Thread mode,
14 ;* priority is Privileged, and the Stack is set to Main.
15 ;* <<< Use Configuration Wizard in Context Menu >>>
16 ;*******************************************************************************
17 ;
18 ;* Redistribution and use in source and binary forms, with or without modification,
19 ;* are permitted provided that the following conditions are met:
20 ;* 1. Redistributions of source code must retain the above copyright notice,
21 ;* this list of conditions and the following disclaimer.
22 ;* 2. Redistributions in binary form must reproduce the above copyright notice,
23 ;* this list of conditions and the following disclaimer in the documentation
24 ;* and/or other materials provided with the distribution.
25 ;* 3. Neither the name of STMicroelectronics nor the names of its contributors
26 ;* may be used to endorse or promote products derived from this software
27 ;* without specific prior written permission.
28 ;*
29 ;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
30 ;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
31 ;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
32 ;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
33 ;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
34 ;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
35 ;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
36 ;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
37 ;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38 ;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 ;
40 ;*******************************************************************************
41
42 ; Amount of memory (in bytes) allocated for Stack
43 ; Tailor this value to your application needs
44 ; <h> Stack Configuration
45 ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
46 ; </h>
47
48 Stack_Size EQU 0x00000400
49
50 AREA STACK, NOINIT, READWRITE, ALIGN=3
51 EXPORT __initial_sp
52
53 Stack_Mem SPACE Stack_Size
54 __initial_sp EQU 0x20030000 ; Top of RAM
55
56
57 ; <h> Heap Configuration
58 ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
59 ; </h>
60
61 Heap_Size EQU 0x00000400
62
63 AREA HEAP, NOINIT, READWRITE, ALIGN=3
64 EXPORT __heap_base
65 EXPORT __heap_limit
66
67 __heap_base
68 Heap_Mem SPACE Heap_Size
69 __heap_limit EQU (__initial_sp - Stack_Size)
70
71 PRESERVE8
72 THUMB
73
74
75 ; Vector Table Mapped to Address 0 at Reset
76 AREA RESET, DATA, READONLY
77 EXPORT __Vectors
78 EXPORT __Vectors_End
79 EXPORT __Vectors_Size
80
81 __Vectors DCD __initial_sp ; Top of Stack
82 DCD Reset_Handler ; Reset Handler
83 DCD NMI_Handler ; NMI Handler
84 DCD HardFault_Handler ; Hard Fault Handler
85 DCD MemManage_Handler ; MPU Fault Handler
86 DCD BusFault_Handler ; Bus Fault Handler
87 DCD UsageFault_Handler ; Usage Fault Handler
88 DCD 0 ; Reserved
89 DCD 0 ; Reserved
90 DCD 0 ; Reserved
91 DCD 0 ; Reserved
92 DCD SVC_Handler ; SVCall Handler
93 DCD DebugMon_Handler ; Debug Monitor Handler
94 DCD 0 ; Reserved
95 DCD PendSV_Handler ; PendSV Handler
96 DCD SysTick_Handler ; SysTick Handler
97
98 ; External Interrupts
99 DCD WWDG_IRQHandler ; Window WatchDog
100 DCD PVD_IRQHandler ; PVD through EXTI Line detection
101 DCD TAMP_STAMP_IRQHandler ; Tamper and TimeStamps through the EXTI line
102 DCD RTC_WKUP_IRQHandler ; RTC Wakeup through the EXTI line
103 DCD FLASH_IRQHandler ; FLASH
104 DCD RCC_IRQHandler ; RCC
105 DCD EXTI0_IRQHandler ; EXTI Line0
106 DCD EXTI1_IRQHandler ; EXTI Line1
107 DCD EXTI2_IRQHandler ; EXTI Line2
108 DCD EXTI3_IRQHandler ; EXTI Line3
109 DCD EXTI4_IRQHandler ; EXTI Line4
110 DCD DMA1_Stream0_IRQHandler ; DMA1 Stream 0
111 DCD DMA1_Stream1_IRQHandler ; DMA1 Stream 1
112 DCD DMA1_Stream2_IRQHandler ; DMA1 Stream 2
113 DCD DMA1_Stream3_IRQHandler ; DMA1 Stream 3
114 DCD DMA1_Stream4_IRQHandler ; DMA1 Stream 4
115 DCD DMA1_Stream5_IRQHandler ; DMA1 Stream 5
116 DCD DMA1_Stream6_IRQHandler ; DMA1 Stream 6
117 DCD ADC_IRQHandler ; ADC1, ADC2 and ADC3s
118 DCD CAN1_TX_IRQHandler ; CAN1 TX
119 DCD CAN1_RX0_IRQHandler ; CAN1 RX0
120 DCD CAN1_RX1_IRQHandler ; CAN1 RX1
121 DCD CAN1_SCE_IRQHandler ; CAN1 SCE
122 DCD EXTI9_5_IRQHandler ; External Line[9:5]s
123 DCD TIM1_BRK_TIM9_IRQHandler ; TIM1 Break and TIM9
124 DCD TIM1_UP_TIM10_IRQHandler ; TIM1 Update and TIM10
125 DCD TIM1_TRG_COM_TIM11_IRQHandler ; TIM1 Trigger and Commutation and TIM11
126 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
127 DCD TIM2_IRQHandler ; TIM2
128 DCD TIM3_IRQHandler ; TIM3
129 DCD TIM4_IRQHandler ; TIM4
130 DCD I2C1_EV_IRQHandler ; I2C1 Event
131 DCD I2C1_ER_IRQHandler ; I2C1 Error
132 DCD I2C2_EV_IRQHandler ; I2C2 Event
133 DCD I2C2_ER_IRQHandler ; I2C2 Error
134 DCD SPI1_IRQHandler ; SPI1
135 DCD SPI2_IRQHandler ; SPI2
136 DCD USART1_IRQHandler ; USART1
137 DCD USART2_IRQHandler ; USART2
138 DCD USART3_IRQHandler ; USART3
139 DCD EXTI15_10_IRQHandler ; External Line[15:10]s
140 DCD RTC_Alarm_IRQHandler ; RTC Alarm (A and B) through EXTI Line
141 DCD OTG_FS_WKUP_IRQHandler ; USB OTG FS Wakeup through EXTI line
142 DCD TIM8_BRK_TIM12_IRQHandler ; TIM8 Break and TIM12
143 DCD TIM8_UP_TIM13_IRQHandler ; TIM8 Update and TIM13
144 DCD TIM8_TRG_COM_TIM14_IRQHandler ; TIM8 Trigger and Commutation and TIM14
145 DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
146 DCD DMA1_Stream7_IRQHandler ; DMA1 Stream7
147 DCD FMC_IRQHandler ; FMC
148 DCD SDIO_IRQHandler ; SDIO
149 DCD TIM5_IRQHandler ; TIM5
150 DCD SPI3_IRQHandler ; SPI3
151 DCD UART4_IRQHandler ; UART4
152 DCD UART5_IRQHandler ; UART5
153 DCD TIM6_DAC_IRQHandler ; TIM6 and DAC1&2 underrun errors
154 DCD TIM7_IRQHandler ; TIM7
155 DCD DMA2_Stream0_IRQHandler ; DMA2 Stream 0
156 DCD DMA2_Stream1_IRQHandler ; DMA2 Stream 1
157 DCD DMA2_Stream2_IRQHandler ; DMA2 Stream 2
158 DCD DMA2_Stream3_IRQHandler ; DMA2 Stream 3
159 DCD DMA2_Stream4_IRQHandler ; DMA2 Stream 4
160 DCD ETH_IRQHandler ; Ethernet
161 DCD ETH_WKUP_IRQHandler ; Ethernet Wakeup through EXTI line
162 DCD CAN2_TX_IRQHandler ; CAN2 TX
163 DCD CAN2_RX0_IRQHandler ; CAN2 RX0
164 DCD CAN2_RX1_IRQHandler ; CAN2 RX1
165 DCD CAN2_SCE_IRQHandler ; CAN2 SCE
166 DCD OTG_FS_IRQHandler ; USB OTG FS
167 DCD DMA2_Stream5_IRQHandler ; DMA2 Stream 5
168 DCD DMA2_Stream6_IRQHandler ; DMA2 Stream 6
169 DCD DMA2_Stream7_IRQHandler ; DMA2 Stream 7
170 DCD USART6_IRQHandler ; USART6
171 DCD I2C3_EV_IRQHandler ; I2C3 event
172 DCD I2C3_ER_IRQHandler ; I2C3 error
173 DCD OTG_HS_EP1_OUT_IRQHandler ; USB OTG HS End Point 1 Out
174 DCD OTG_HS_EP1_IN_IRQHandler ; USB OTG HS End Point 1 In
175 DCD OTG_HS_WKUP_IRQHandler ; USB OTG HS Wakeup through EXTI
176 DCD OTG_HS_IRQHandler ; USB OTG HS
177 DCD DCMI_IRQHandler ; DCMI
178 DCD CRYP_IRQHandler ; CRYPTO
179 DCD HASH_RNG_IRQHandler ; Hash and Rng
180 DCD FPU_IRQHandler ; FPU
181 DCD UART7_IRQHandler ; UART7
182 DCD UART8_IRQHandler ; UART8
183 DCD SPI4_IRQHandler ; SPI4
184 DCD SPI5_IRQHandler ; SPI5
185 DCD SPI6_IRQHandler ; SPI6
186 DCD SAI1_IRQHandler ; SAI1
187 DCD LTDC_IRQHandler ; LTDC
188 DCD LTDC_ER_IRQHandler ; LTDC error
189 DCD DMA2D_IRQHandler ; DMA2D
190
191 __Vectors_End
192
193 __Vectors_Size EQU __Vectors_End - __Vectors
194
195 AREA |.text|, CODE, READONLY
196
197 ; Reset handler
198 Reset_Handler PROC
199 EXPORT Reset_Handler [WEAK]
200 IMPORT SystemInit
201 IMPORT __main
202
203 LDR R0, =SystemInit
204 BLX R0
205 LDR R0, =__main
206 BX R0
207 ENDP
208
209 ; Dummy Exception Handlers (infinite loops which can be modified)
210
211 NMI_Handler PROC
212 EXPORT NMI_Handler [WEAK]
213 B .
214 ENDP
215 HardFault_Handler\
216 PROC
217 EXPORT HardFault_Handler [WEAK]
218 B .
219 ENDP
220 MemManage_Handler\
221 PROC
222 EXPORT MemManage_Handler [WEAK]
223 B .
224 ENDP
225 BusFault_Handler\
226 PROC
227 EXPORT BusFault_Handler [WEAK]
228 B .
229 ENDP
230 UsageFault_Handler\
231 PROC
232 EXPORT UsageFault_Handler [WEAK]
233 B .
234 ENDP
235 SVC_Handler PROC
236 EXPORT SVC_Handler [WEAK]
237 B .
238 ENDP
239 DebugMon_Handler\
240 PROC
241 EXPORT DebugMon_Handler [WEAK]
242 B .
243 ENDP
244 PendSV_Handler PROC
245 EXPORT PendSV_Handler [WEAK]
246 B .
247 ENDP
248 SysTick_Handler PROC
249 EXPORT SysTick_Handler [WEAK]
250 B .
251 ENDP
252
253 Default_Handler PROC
254
255 EXPORT WWDG_IRQHandler [WEAK]
256 EXPORT PVD_IRQHandler [WEAK]
257 EXPORT TAMP_STAMP_IRQHandler [WEAK]
258 EXPORT RTC_WKUP_IRQHandler [WEAK]
259 EXPORT FLASH_IRQHandler [WEAK]
260 EXPORT RCC_IRQHandler [WEAK]
261 EXPORT EXTI0_IRQHandler [WEAK]
262 EXPORT EXTI1_IRQHandler [WEAK]
263 EXPORT EXTI2_IRQHandler [WEAK]
264 EXPORT EXTI3_IRQHandler [WEAK]
265 EXPORT EXTI4_IRQHandler [WEAK]
266 EXPORT DMA1_Stream0_IRQHandler [WEAK]
267 EXPORT DMA1_Stream1_IRQHandler [WEAK]
268 EXPORT DMA1_Stream2_IRQHandler [WEAK]
269 EXPORT DMA1_Stream3_IRQHandler [WEAK]
270 EXPORT DMA1_Stream4_IRQHandler [WEAK]
271 EXPORT DMA1_Stream5_IRQHandler [WEAK]
272 EXPORT DMA1_Stream6_IRQHandler [WEAK]
273 EXPORT ADC_IRQHandler [WEAK]
274 EXPORT CAN1_TX_IRQHandler [WEAK]
275 EXPORT CAN1_RX0_IRQHandler [WEAK]
276 EXPORT CAN1_RX1_IRQHandler [WEAK]
277 EXPORT CAN1_SCE_IRQHandler [WEAK]
278 EXPORT EXTI9_5_IRQHandler [WEAK]
279 EXPORT TIM1_BRK_TIM9_IRQHandler [WEAK]
280 EXPORT TIM1_UP_TIM10_IRQHandler [WEAK]
281 EXPORT TIM1_TRG_COM_TIM11_IRQHandler [WEAK]
282 EXPORT TIM1_CC_IRQHandler [WEAK]
283 EXPORT TIM2_IRQHandler [WEAK]
284 EXPORT TIM3_IRQHandler [WEAK]
285 EXPORT TIM4_IRQHandler [WEAK]
286 EXPORT I2C1_EV_IRQHandler [WEAK]
287 EXPORT I2C1_ER_IRQHandler [WEAK]
288 EXPORT I2C2_EV_IRQHandler [WEAK]
289 EXPORT I2C2_ER_IRQHandler [WEAK]
290 EXPORT SPI1_IRQHandler [WEAK]
291 EXPORT SPI2_IRQHandler [WEAK]
292 EXPORT USART1_IRQHandler [WEAK]
293 EXPORT USART2_IRQHandler [WEAK]
294 EXPORT USART3_IRQHandler [WEAK]
295 EXPORT EXTI15_10_IRQHandler [WEAK]
296 EXPORT RTC_Alarm_IRQHandler [WEAK]
297 EXPORT OTG_FS_WKUP_IRQHandler [WEAK]
298 EXPORT TIM8_BRK_TIM12_IRQHandler [WEAK]
299 EXPORT TIM8_UP_TIM13_IRQHandler [WEAK]
300 EXPORT TIM8_TRG_COM_TIM14_IRQHandler [WEAK]
301 EXPORT TIM8_CC_IRQHandler [WEAK]
302 EXPORT DMA1_Stream7_IRQHandler [WEAK]
303 EXPORT FMC_IRQHandler [WEAK]
304 EXPORT SDIO_IRQHandler [WEAK]
305 EXPORT TIM5_IRQHandler [WEAK]
306 EXPORT SPI3_IRQHandler [WEAK]
307 EXPORT UART4_IRQHandler [WEAK]
308 EXPORT UART5_IRQHandler [WEAK]
309 EXPORT TIM6_DAC_IRQHandler [WEAK]
310 EXPORT TIM7_IRQHandler [WEAK]
311 EXPORT DMA2_Stream0_IRQHandler [WEAK]
312 EXPORT DMA2_Stream1_IRQHandler [WEAK]
313 EXPORT DMA2_Stream2_IRQHandler [WEAK]
314 EXPORT DMA2_Stream3_IRQHandler [WEAK]
315 EXPORT DMA2_Stream4_IRQHandler [WEAK]
316 EXPORT ETH_IRQHandler [WEAK]
317 EXPORT ETH_WKUP_IRQHandler [WEAK]
318 EXPORT CAN2_TX_IRQHandler [WEAK]
319 EXPORT CAN2_RX0_IRQHandler [WEAK]
320 EXPORT CAN2_RX1_IRQHandler [WEAK]
321 EXPORT CAN2_SCE_IRQHandler [WEAK]
322 EXPORT OTG_FS_IRQHandler [WEAK]
323 EXPORT DMA2_Stream5_IRQHandler [WEAK]
324 EXPORT DMA2_Stream6_IRQHandler [WEAK]
325 EXPORT DMA2_Stream7_IRQHandler [WEAK]
326 EXPORT USART6_IRQHandler [WEAK]
327 EXPORT I2C3_EV_IRQHandler [WEAK]
328 EXPORT I2C3_ER_IRQHandler [WEAK]
329 EXPORT OTG_HS_EP1_OUT_IRQHandler [WEAK]
330 EXPORT OTG_HS_EP1_IN_IRQHandler [WEAK]
331 EXPORT OTG_HS_WKUP_IRQHandler [WEAK]
332 EXPORT OTG_HS_IRQHandler [WEAK]
333 EXPORT DCMI_IRQHandler [WEAK]
334 EXPORT CRYP_IRQHandler [WEAK]
335 EXPORT HASH_RNG_IRQHandler [WEAK]
336 EXPORT FPU_IRQHandler [WEAK]
337 EXPORT UART7_IRQHandler [WEAK]
338 EXPORT UART8_IRQHandler [WEAK]
339 EXPORT SPI4_IRQHandler [WEAK]
340 EXPORT SPI5_IRQHandler [WEAK]
341 EXPORT SPI6_IRQHandler [WEAK]
342 EXPORT SAI1_IRQHandler [WEAK]
343 EXPORT LTDC_IRQHandler [WEAK]
344 EXPORT LTDC_ER_IRQHandler [WEAK]
345 EXPORT DMA2D_IRQHandler [WEAK]
346
347 WWDG_IRQHandler
348 PVD_IRQHandler
349 TAMP_STAMP_IRQHandler
350 RTC_WKUP_IRQHandler
351 FLASH_IRQHandler
352 RCC_IRQHandler
353 EXTI0_IRQHandler
354 EXTI1_IRQHandler
355 EXTI2_IRQHandler
356 EXTI3_IRQHandler
357 EXTI4_IRQHandler
358 DMA1_Stream0_IRQHandler
359 DMA1_Stream1_IRQHandler
360 DMA1_Stream2_IRQHandler
361 DMA1_Stream3_IRQHandler
362 DMA1_Stream4_IRQHandler
363 DMA1_Stream5_IRQHandler
364 DMA1_Stream6_IRQHandler
365 ADC_IRQHandler
366 CAN1_TX_IRQHandler
367 CAN1_RX0_IRQHandler
368 CAN1_RX1_IRQHandler
369 CAN1_SCE_IRQHandler
370 EXTI9_5_IRQHandler
371 TIM1_BRK_TIM9_IRQHandler
372 TIM1_UP_TIM10_IRQHandler
373 TIM1_TRG_COM_TIM11_IRQHandler
374 TIM1_CC_IRQHandler
375 TIM2_IRQHandler
376 TIM3_IRQHandler
377 TIM4_IRQHandler
378 I2C1_EV_IRQHandler
379 I2C1_ER_IRQHandler
380 I2C2_EV_IRQHandler
381 I2C2_ER_IRQHandler
382 SPI1_IRQHandler
383 SPI2_IRQHandler
384 USART1_IRQHandler
385 USART2_IRQHandler
386 USART3_IRQHandler
387 EXTI15_10_IRQHandler
388 RTC_Alarm_IRQHandler
389 OTG_FS_WKUP_IRQHandler
390 TIM8_BRK_TIM12_IRQHandler
391 TIM8_UP_TIM13_IRQHandler
392 TIM8_TRG_COM_TIM14_IRQHandler
393 TIM8_CC_IRQHandler
394 DMA1_Stream7_IRQHandler
395 FMC_IRQHandler
396 SDIO_IRQHandler
397 TIM5_IRQHandler
398 SPI3_IRQHandler
399 UART4_IRQHandler
400 UART5_IRQHandler
401 TIM6_DAC_IRQHandler
402 TIM7_IRQHandler
403 DMA2_Stream0_IRQHandler
404 DMA2_Stream1_IRQHandler
405 DMA2_Stream2_IRQHandler
406 DMA2_Stream3_IRQHandler
407 DMA2_Stream4_IRQHandler
408 ETH_IRQHandler
409 ETH_WKUP_IRQHandler
410 CAN2_TX_IRQHandler
411 CAN2_RX0_IRQHandler
412 CAN2_RX1_IRQHandler
413 CAN2_SCE_IRQHandler
414 OTG_FS_IRQHandler
415 DMA2_Stream5_IRQHandler
416 DMA2_Stream6_IRQHandler
417 DMA2_Stream7_IRQHandler
418 USART6_IRQHandler
419 I2C3_EV_IRQHandler
420 I2C3_ER_IRQHandler
421 OTG_HS_EP1_OUT_IRQHandler
422 OTG_HS_EP1_IN_IRQHandler
423 OTG_HS_WKUP_IRQHandler
424 OTG_HS_IRQHandler
425 DCMI_IRQHandler
426 CRYP_IRQHandler
427 HASH_RNG_IRQHandler
428 FPU_IRQHandler
429 UART7_IRQHandler
430 UART8_IRQHandler
431 SPI4_IRQHandler
432 SPI5_IRQHandler
433 SPI6_IRQHandler
434 SAI1_IRQHandler
435 LTDC_IRQHandler
436 LTDC_ER_IRQHandler
437 DMA2D_IRQHandler
438 B .
439
440 ENDP
441
442 ALIGN
443 END
444
445 ;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
Imprint / Impressum