tmk_core/tool/mbed/mbed-sdk/libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32F1/TARGET_NUCLEO_F103RB/TOOLCHAIN_ARM_STD/stm32f103xb.sct

   1 ; Scatter-Loading Description File
   2 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   3 ; Copyright (c) 2014, STMicroelectronics
   4 ; All rights reserved.
   5 ;
   6 ; Redistribution and use in source and binary forms, with or without
   7 ; modification, are permitted provided that the following conditions are met:
   8 ;
   9 ; 1. Redistributions of source code must retain the above copyright notice,
  10 ;     this list of conditions and the following disclaimer.
  11 ; 2. Redistributions in binary form must reproduce the above copyright notice,
  12 ;    this list of conditions and the following disclaimer in the documentation
  13 ;    and/or other materials provided with the distribution.
  14 ; 3. Neither the name of STMicroelectronics nor the names of its contributors
  15 ;    may be used to endorse or promote products derived from this software
  16 ;    without specific prior written permission.
  17 ;
  18 ; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  19 ; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  20 ; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  21 ; DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  22 ; FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  23 ; DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  24 ; SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  25 ; CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  26 ; OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  27 ; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  28 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  29
  30 LR_IROM1 0x08000000 0x20000  {    ; load region size_region (128K)
  31
  32   ER_IROM1 0x08000000 0x20000  {  ; load address = execution address
  33    *.o (RESET, +First)
  34    *(InRoot$$Sections)
  35    .ANY (+RO)
  36   }
  37
  38   ; 59 vectors (16 core + 43 peripheral) * 4 bytes = 236 bytes to reserve (0xEC)
  39   RW_IRAM1 (0x20000000+0xEC) (0x5000-0xEC)  {  ; RW data
  40    .ANY (+RW +ZI)
  41   }
  42
  43 }
  44