]> git.gir.st - tmk_keyboard.git/blob - tmk_core/tool/mbed/mbed-sdk/libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32F3/TARGET_DISCO_F303VC/TOOLCHAIN_GCC_ARM/startup_stm32f303xc.s
Merge commit '1fe4406f374291ab2e86e95a97341fd9c475fcb8'
[tmk_keyboard.git] / tmk_core / tool / mbed / mbed-sdk / libraries / mbed / targets / cmsis / TARGET_STM / TARGET_STM32F3 / TARGET_DISCO_F303VC / TOOLCHAIN_GCC_ARM / startup_stm32f303xc.s
1 /**
2 ******************************************************************************
3 * @file startup_stm32f303xc.s
4 * @author MCD Application Team
5 * @version V1.1.0
6 * @date 12-Sept-2014
7 * @brief STM32F303xB/STM32F303xC devices vector table for Atollic
8 * TrueSTUDIO toolchain.
9 * This module performs:
10 * - Set the initial SP
11 * - Set the initial PC == Reset_Handler,
12 * - Set the vector table entries with the exceptions ISR address,
13 * - Configure the clock system
14 * - Branches to main in the C library (which eventually
15 * calls main()).
16 * After Reset the Cortex-M4 processor is in Thread mode,
17 * priority is Privileged, and the Stack is set to Main.
18 ******************************************************************************
19 * @attention
20 *
21 * <h2><center>&copy; COPYRIGHT 2014 STMicroelectronics</center></h2>
22 *
23 * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
24 * You may not use this file except in compliance with the License.
25 * You may obtain a copy of the License at:
26 *
27 * http://www.st.com/software_license_agreement_liberty_v2
28 *
29 * Unless required by applicable law or agreed to in writing, software
30 * distributed under the License is distributed on an "AS IS" BASIS,
31 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
32 * See the License for the specific language governing permissions and
33 * limitations under the License.
34 *
35 ******************************************************************************
36 */
37
38 .syntax unified
39 .cpu cortex-m4
40 .fpu softvfp
41 .thumb
42
43 .global g_pfnVectors
44 .global Default_Handler
45
46 /* start address for the initialization values of the .data section.
47 defined in linker script */
48 .word _sidata
49 /* start address for the .data section. defined in linker script */
50 .word _sdata
51 /* end address for the .data section. defined in linker script */
52 .word _edata
53 /* start address for the .bss section. defined in linker script */
54 .word _sbss
55 /* end address for the .bss section. defined in linker script */
56 .word _ebss
57
58 .equ BootRAM, 0xF1E0F85F
59 /**
60 * @brief This is the code that gets called when the processor first
61 * starts execution following a reset event. Only the absolutely
62 * necessary set is performed, after which the application
63 * supplied main() routine is called.
64 * @param None
65 * @retval : None
66 */
67
68 .section .text.Reset_Handler
69 .weak Reset_Handler
70 .type Reset_Handler, %function
71 Reset_Handler:
72 ldr sp, =_estack /* Atollic update: set stack pointer */
73
74 /* Copy the data segment initializers from flash to SRAM */
75 movs r1, #0
76 b LoopCopyDataInit
77
78 CopyDataInit:
79 ldr r3, =_sidata
80 ldr r3, [r3, r1]
81 str r3, [r0, r1]
82 adds r1, r1, #4
83
84 LoopCopyDataInit:
85 ldr r0, =_sdata
86 ldr r3, =_edata
87 adds r2, r0, r1
88 cmp r2, r3
89 bcc CopyDataInit
90 ldr r2, =_sbss
91 b LoopFillZerobss
92 /* Zero fill the bss segment. */
93 FillZerobss:
94 movs r3, #0
95 str r3, [r2], #4
96
97 LoopFillZerobss:
98 ldr r3, = _ebss
99 cmp r2, r3
100 bcc FillZerobss
101
102 /* Call the clock system intitialization function.*/
103 bl SystemInit
104 /* Call static constructors */
105 //bl __libc_init_array
106 /* Call the application's entry point.*/
107 //bl main
108 /**
109 * Calling the crt0 'cold-start' entry point. There __libc_init_array is called
110 * and when existing hardware_init_hook() and software_init_hook() before
111 * starting main(). software_init_hook() is available and has to be called due
112 * to initializsation when using rtos.
113 */
114 bl _start
115
116 LoopForever:
117 b LoopForever
118
119 .size Reset_Handler, .-Reset_Handler
120
121 /**
122 * @brief This is the code that gets called when the processor receives an
123 * unexpected interrupt. This simply enters an infinite loop, preserving
124 * the system state for examination by a debugger.
125 *
126 * @param None
127 * @retval : None
128 */
129 .section .text.Default_Handler,"ax",%progbits
130 Default_Handler:
131 Infinite_Loop:
132 b Infinite_Loop
133 .size Default_Handler, .-Default_Handler
134 /******************************************************************************
135 *
136 * The minimal vector table for a Cortex-M4. Note that the proper constructs
137 * must be placed on this to ensure that it ends up at physical address
138 * 0x0000.0000.
139 *
140 ******************************************************************************/
141 .section .isr_vector,"a",%progbits
142 .type g_pfnVectors, %object
143 .size g_pfnVectors, .-g_pfnVectors
144
145
146 g_pfnVectors:
147 .word _estack
148 .word Reset_Handler
149 .word NMI_Handler
150 .word HardFault_Handler
151 .word MemManage_Handler
152 .word BusFault_Handler
153 .word UsageFault_Handler
154 .word 0
155 .word 0
156 .word 0
157 .word 0
158 .word SVC_Handler
159 .word DebugMon_Handler
160 .word 0
161 .word PendSV_Handler
162 .word SysTick_Handler
163 .word WWDG_IRQHandler
164 .word PVD_IRQHandler
165 .word TAMP_STAMP_IRQHandler
166 .word RTC_WKUP_IRQHandler
167 .word FLASH_IRQHandler
168 .word RCC_IRQHandler
169 .word EXTI0_IRQHandler
170 .word EXTI1_IRQHandler
171 .word EXTI2_TSC_IRQHandler
172 .word EXTI3_IRQHandler
173 .word EXTI4_IRQHandler
174 .word DMA1_Channel1_IRQHandler
175 .word DMA1_Channel2_IRQHandler
176 .word DMA1_Channel3_IRQHandler
177 .word DMA1_Channel4_IRQHandler
178 .word DMA1_Channel5_IRQHandler
179 .word DMA1_Channel6_IRQHandler
180 .word DMA1_Channel7_IRQHandler
181 .word ADC1_2_IRQHandler
182 .word USB_HP_CAN_TX_IRQHandler
183 .word USB_LP_CAN_RX0_IRQHandler
184 .word CAN_RX1_IRQHandler
185 .word CAN_SCE_IRQHandler
186 .word EXTI9_5_IRQHandler
187 .word TIM1_BRK_TIM15_IRQHandler
188 .word TIM1_UP_TIM16_IRQHandler
189 .word TIM1_TRG_COM_TIM17_IRQHandler
190 .word TIM1_CC_IRQHandler
191 .word TIM2_IRQHandler
192 .word TIM3_IRQHandler
193 .word TIM4_IRQHandler
194 .word I2C1_EV_IRQHandler
195 .word I2C1_ER_IRQHandler
196 .word I2C2_EV_IRQHandler
197 .word I2C2_ER_IRQHandler
198 .word SPI1_IRQHandler
199 .word SPI2_IRQHandler
200 .word USART1_IRQHandler
201 .word USART2_IRQHandler
202 .word USART3_IRQHandler
203 .word EXTI15_10_IRQHandler
204 .word RTC_Alarm_IRQHandler
205 .word USBWakeUp_IRQHandler
206 .word TIM8_BRK_IRQHandler
207 .word TIM8_UP_IRQHandler
208 .word TIM8_TRG_COM_IRQHandler
209 .word TIM8_CC_IRQHandler
210 .word ADC3_IRQHandler
211 .word 0
212 .word 0
213 .word 0
214 .word SPI3_IRQHandler
215 .word UART4_IRQHandler
216 .word UART5_IRQHandler
217 .word TIM6_DAC_IRQHandler
218 .word TIM7_IRQHandler
219 .word DMA2_Channel1_IRQHandler
220 .word DMA2_Channel2_IRQHandler
221 .word DMA2_Channel3_IRQHandler
222 .word DMA2_Channel4_IRQHandler
223 .word DMA2_Channel5_IRQHandler
224 .word ADC4_IRQHandler
225 .word 0
226 .word 0
227 .word COMP1_2_3_IRQHandler
228 .word COMP4_5_6_IRQHandler
229 .word COMP7_IRQHandler
230 .word 0
231 .word 0
232 .word 0
233 .word 0
234 .word 0
235 .word 0
236 .word 0
237 .word USB_HP_IRQHandler
238 .word USB_LP_IRQHandler
239 .word USBWakeUp_RMP_IRQHandler
240 .word 0
241 .word 0
242 .word 0
243 .word 0
244 .word FPU_IRQHandler
245
246 /*******************************************************************************
247 *
248 * Provide weak aliases for each Exception handler to the Default_Handler.
249 * As they are weak aliases, any function with the same name will override
250 * this definition.
251 *
252 *******************************************************************************/
253
254 .weak NMI_Handler
255 .thumb_set NMI_Handler,Default_Handler
256
257 .weak HardFault_Handler
258 .thumb_set HardFault_Handler,Default_Handler
259
260 .weak MemManage_Handler
261 .thumb_set MemManage_Handler,Default_Handler
262
263 .weak BusFault_Handler
264 .thumb_set BusFault_Handler,Default_Handler
265
266 .weak UsageFault_Handler
267 .thumb_set UsageFault_Handler,Default_Handler
268
269 .weak SVC_Handler
270 .thumb_set SVC_Handler,Default_Handler
271
272 .weak DebugMon_Handler
273 .thumb_set DebugMon_Handler,Default_Handler
274
275 .weak PendSV_Handler
276 .thumb_set PendSV_Handler,Default_Handler
277
278 .weak SysTick_Handler
279 .thumb_set SysTick_Handler,Default_Handler
280
281 .weak WWDG_IRQHandler
282 .thumb_set WWDG_IRQHandler,Default_Handler
283
284 .weak PVD_IRQHandler
285 .thumb_set PVD_IRQHandler,Default_Handler
286
287 .weak TAMP_STAMP_IRQHandler
288 .thumb_set TAMP_STAMP_IRQHandler,Default_Handler
289
290 .weak RTC_WKUP_IRQHandler
291 .thumb_set RTC_WKUP_IRQHandler,Default_Handler
292
293 .weak FLASH_IRQHandler
294 .thumb_set FLASH_IRQHandler,Default_Handler
295
296 .weak RCC_IRQHandler
297 .thumb_set RCC_IRQHandler,Default_Handler
298
299 .weak EXTI0_IRQHandler
300 .thumb_set EXTI0_IRQHandler,Default_Handler
301
302 .weak EXTI1_IRQHandler
303 .thumb_set EXTI1_IRQHandler,Default_Handler
304
305 .weak EXTI2_TSC_IRQHandler
306 .thumb_set EXTI2_TSC_IRQHandler,Default_Handler
307
308 .weak EXTI3_IRQHandler
309 .thumb_set EXTI3_IRQHandler,Default_Handler
310
311 .weak EXTI4_IRQHandler
312 .thumb_set EXTI4_IRQHandler,Default_Handler
313
314 .weak DMA1_Channel1_IRQHandler
315 .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
316
317 .weak DMA1_Channel2_IRQHandler
318 .thumb_set DMA1_Channel2_IRQHandler,Default_Handler
319
320 .weak DMA1_Channel3_IRQHandler
321 .thumb_set DMA1_Channel3_IRQHandler,Default_Handler
322
323 .weak DMA1_Channel4_IRQHandler
324 .thumb_set DMA1_Channel4_IRQHandler,Default_Handler
325
326 .weak DMA1_Channel5_IRQHandler
327 .thumb_set DMA1_Channel5_IRQHandler,Default_Handler
328
329 .weak DMA1_Channel6_IRQHandler
330 .thumb_set DMA1_Channel6_IRQHandler,Default_Handler
331
332 .weak DMA1_Channel7_IRQHandler
333 .thumb_set DMA1_Channel7_IRQHandler,Default_Handler
334
335 .weak ADC1_2_IRQHandler
336 .thumb_set ADC1_2_IRQHandler,Default_Handler
337
338 .weak USB_HP_CAN_TX_IRQHandler
339 .thumb_set USB_HP_CAN_TX_IRQHandler,Default_Handler
340
341 .weak USB_LP_CAN_RX0_IRQHandler
342 .thumb_set USB_LP_CAN_RX0_IRQHandler,Default_Handler
343
344 .weak CAN_RX1_IRQHandler
345 .thumb_set CAN_RX1_IRQHandler,Default_Handler
346
347 .weak CAN_SCE_IRQHandler
348 .thumb_set CAN_SCE_IRQHandler,Default_Handler
349
350 .weak EXTI9_5_IRQHandler
351 .thumb_set EXTI9_5_IRQHandler,Default_Handler
352
353 .weak TIM1_BRK_TIM15_IRQHandler
354 .thumb_set TIM1_BRK_TIM15_IRQHandler,Default_Handler
355
356 .weak TIM1_UP_TIM16_IRQHandler
357 .thumb_set TIM1_UP_TIM16_IRQHandler,Default_Handler
358
359 .weak TIM1_TRG_COM_TIM17_IRQHandler
360 .thumb_set TIM1_TRG_COM_TIM17_IRQHandler,Default_Handler
361
362 .weak TIM1_CC_IRQHandler
363 .thumb_set TIM1_CC_IRQHandler,Default_Handler
364
365 .weak TIM2_IRQHandler
366 .thumb_set TIM2_IRQHandler,Default_Handler
367
368 .weak TIM3_IRQHandler
369 .thumb_set TIM3_IRQHandler,Default_Handler
370
371 .weak TIM4_IRQHandler
372 .thumb_set TIM4_IRQHandler,Default_Handler
373
374 .weak I2C1_EV_IRQHandler
375 .thumb_set I2C1_EV_IRQHandler,Default_Handler
376
377 .weak I2C1_ER_IRQHandler
378 .thumb_set I2C1_ER_IRQHandler,Default_Handler
379
380 .weak I2C2_EV_IRQHandler
381 .thumb_set I2C2_EV_IRQHandler,Default_Handler
382
383 .weak I2C2_ER_IRQHandler
384 .thumb_set I2C2_ER_IRQHandler,Default_Handler
385
386 .weak SPI1_IRQHandler
387 .thumb_set SPI1_IRQHandler,Default_Handler
388
389 .weak SPI2_IRQHandler
390 .thumb_set SPI2_IRQHandler,Default_Handler
391
392 .weak USART1_IRQHandler
393 .thumb_set USART1_IRQHandler,Default_Handler
394
395 .weak USART2_IRQHandler
396 .thumb_set USART2_IRQHandler,Default_Handler
397
398 .weak USART3_IRQHandler
399 .thumb_set USART3_IRQHandler,Default_Handler
400
401 .weak EXTI15_10_IRQHandler
402 .thumb_set EXTI15_10_IRQHandler,Default_Handler
403
404 .weak RTC_Alarm_IRQHandler
405 .thumb_set RTC_Alarm_IRQHandler,Default_Handler
406
407 .weak USBWakeUp_IRQHandler
408 .thumb_set USBWakeUp_IRQHandler,Default_Handler
409
410 .weak TIM8_BRK_IRQHandler
411 .thumb_set TIM8_BRK_IRQHandler,Default_Handler
412
413 .weak TIM8_UP_IRQHandler
414 .thumb_set TIM8_UP_IRQHandler,Default_Handler
415
416 .weak TIM8_TRG_COM_IRQHandler
417 .thumb_set TIM8_TRG_COM_IRQHandler,Default_Handler
418
419 .weak TIM8_CC_IRQHandler
420 .thumb_set TIM8_CC_IRQHandler,Default_Handler
421
422 .weak ADC3_IRQHandler
423 .thumb_set ADC3_IRQHandler,Default_Handler
424
425 .weak SPI3_IRQHandler
426 .thumb_set SPI3_IRQHandler,Default_Handler
427
428 .weak UART4_IRQHandler
429 .thumb_set UART4_IRQHandler,Default_Handler
430
431 .weak UART5_IRQHandler
432 .thumb_set UART5_IRQHandler,Default_Handler
433
434 .weak TIM6_DAC_IRQHandler
435 .thumb_set TIM6_DAC_IRQHandler,Default_Handler
436
437 .weak TIM7_IRQHandler
438 .thumb_set TIM7_IRQHandler,Default_Handler
439
440 .weak DMA2_Channel1_IRQHandler
441 .thumb_set DMA2_Channel1_IRQHandler,Default_Handler
442
443 .weak DMA2_Channel2_IRQHandler
444 .thumb_set DMA2_Channel2_IRQHandler,Default_Handler
445
446 .weak DMA2_Channel3_IRQHandler
447 .thumb_set DMA2_Channel3_IRQHandler,Default_Handler
448
449 .weak DMA2_Channel4_IRQHandler
450 .thumb_set DMA2_Channel4_IRQHandler,Default_Handler
451
452 .weak DMA2_Channel5_IRQHandler
453 .thumb_set DMA2_Channel5_IRQHandler,Default_Handler
454
455 .weak ADC4_IRQHandler
456 .thumb_set ADC4_IRQHandler,Default_Handler
457
458 .weak COMP1_2_3_IRQHandler
459 .thumb_set COMP1_2_3_IRQHandler,Default_Handler
460
461 .weak COMP4_5_6_IRQHandler
462 .thumb_set COMP4_5_6_IRQHandler,Default_Handler
463
464 .weak COMP7_IRQHandler
465 .thumb_set COMP7_IRQHandler,Default_Handler
466
467 .weak USB_HP_IRQHandler
468 .thumb_set USB_HP_IRQHandler,Default_Handler
469
470 .weak USB_LP_IRQHandler
471 .thumb_set USB_LP_IRQHandler,Default_Handler
472
473 .weak USBWakeUp_RMP_IRQHandler
474 .thumb_set USBWakeUp_RMP_IRQHandler,Default_Handler
475
476 .weak FPU_IRQHandler
477 .thumb_set FPU_IRQHandler,Default_Handler
478 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
Imprint / Impressum